LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI SN74AUP1G79DSFR product image
  • SN74AUP1G79DSFR thumbnail 1
  • SN74AUP1G79DSFR thumbnail 2
  • SN74AUP1G79DSFR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74AUP1G79DSFRRoHS

Manufacturer
TI
MPN
SN74AUP1G79DSFR
LCSC Part #
C2677981
Packaging
X2-SON-6(1x1)
Customer #
Key Attributes
800mV~3.6V 1 5.8ns@3.3V,30pF X2-SON-6(1x1) Flip Flops RoHS
Datasheetpdf iconTI SN74AUP1G79DSFR
In-Stock: 1,146
1,146 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.3306$ 0.33
10+$ 0.2597$ 2.60
30+$ 0.2242$ 6.73
100+$ 0.1936$ 19.36
500+$ 0.1855$ 92.75
1,000+$ 0.1807$ 180.70
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Flip Flops
ManufacturerTI
PackagingX2-SON-6(1x1)
Voltage - Supply800mV~3.6V
Number of Bits per Element-
Output TypePush-Pull
Operating Temperature-40℃~+85℃
Series74AUP Series
Synchronous/Asynchronous-
Number of Elements1
Current - Output High(IOH)4mA
Current - Output Low(IOL)4mA
Setup Time600ps
Quiescent Current500nA
Hold Time-
Propagation Delay5.8ns@3.3V,30pF
Trigger TypeRising Edge
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging5000
Sales UnitPiece

Introduction

AI Translation

The AUP family assures a very-low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, thus resulting in an increased battery life. The AUP devices also maintain excellent signal integrity. The SN74AUP1G79 is a single positive-edge-triggered D-type flip-flop. When data at the data (D) input meets the setup-time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. NanoStar package technology uses the die as the package. The SN74AUP1G79 device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

Features

AI Translation
  • Available in the Texas Instruments NanoStar Package
  • Low Static-Power Consumption: ICC = 0.9 μA Maximum
  • Low Dynamic-Power Consumption: Cpd = 3 pF Typical at 3.3 V
  • Low Input Capacitance: Ci = 1.5 pF Typical
  • Low Noise: Overshoot and Undershoot < 10% of VCC
  • Ioff Supports Partial Power-Down-Mode Operation
  • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (Vhys = 250 mV Typical at 3.3 V)
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Δtpd = 4 ns Maximum at 3.3 V
  • Suitable for Point-to-Point Applications
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)

Applications

AI Translation
  • Barcode Scanner
  • Cable Solutions
  • E-Book
  • Embedded PC Field Transmitter: Temperature or Pressure Sensor
  • Fingerprint Biometrics
  • HVAC: Heating, Ventilating, and Air Conditioning
  • Network-Attached Storage (NAS)
  • Server Motherboard and PSU
  • Software Defined Radio (SDR)
  • TV: High-Definition (HDTV), LCD, and Digital
  • Video Communications System
  • Wireless Data Access Card, Headset, Keyboard, Mouse, and LAN Card