LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI SN74AHCT244MPWREP product image
  • SN74AHCT244MPWREP thumbnail 1
  • SN74AHCT244MPWREP thumbnail 2
  • SN74AHCT244MPWREP thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

TI SN74AHCT244MPWREPRoHS

Manufacturer
TI
MPN
SN74AHCT244MPWREP
LCSC Part #
C2676493
Packaging
TSSOP-20
Customer #
Key Attributes
OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
Datasheetpdf iconTI SN74AHCT244MPWREP
In-Stock: 8
8 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 2.3514$ 2.35
10+$ 2.2916$ 22.92
30+$ 2.2533$ 67.60
100+$ 2.2134$ 221.34
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingTSSOP-20
Input type-
Current - Output High(IOH)8mA
Voltage - Supply4.5V~5.5V
Series74AHCT
Operating Temperature-55℃~+125℃
Output TypeTri-State
Current - Output Low(IOL)8mA
Number of Bits per Element4
Channel TypeUnidirectional
FeaturesOutput enable
Number of Elements2
Propagation Delay9.5ns@5V,50pF
Quiescent Current40uA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

This octal buffer/driver is designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters. The SN74AHCT244 is organized as two 4-bit buffers/line drivers with separate output-enable overline{OE} inputs. When overline{OE} is low, the device passes data from the A inputs to the Y outputs. When overline{OE} is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, overline{OE} should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Features

AI Translation
  • Controlled Baseline – One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of -55℃ to 125℃
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • EPIC (Enhanced-Performance Implanted CMOS) Process
  • Inputs Are TTL-Voltage Compatible
  • Latch-Up Performance Exceeds ±50 mA Per JESD 17
  • ESD Protection Exceeds 1000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (ΔC = 200 pF, R = 0)