LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI 74LVC2G125DCTRE6 product image
Images for reference only

TI 74LVC2G125DCTRE6RoHS

Manufacturer
MPN
74LVC2G125DCTRE6
LCSC Part #
C2675807
Packaging
SSOP-8
Customer #
Key Attributes
Dual Bus Buffer Gate With 3-State Outputs
Datasheetpdf iconTI 74LVC2G125DCTRE6
In-Stock: 31
31 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.4816$ 0.48
10+$ 0.3811$ 3.81
30+$ 0.3373$ 10.12
100+$ 0.2838$ 28.38
500+$ 0.2595$ 129.75
1,000+$ 0.2449$ 244.90
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingSSOP-8
Input type-
Voltage - Supply1.65V~5.5V
Output TypeTri-State
Current - Output High(IOH)32mA
Series74LVC
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)32mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesPower-off isolation;Output enable;Level shifting
Number of Elements2
Propagation Delay4.3ns@3.3V,50pF
Quiescent Current10uA

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The SN74LVC2G125 device is a dual bus buffer gate, designed for 1.65-V to 5.5-V VCC operation. This device features dual line drivers with 3-state outputs. The outputs are disabled when the associated output-enable (OE(overline)) input is high.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Features

AI Translation
  • ESD Protection Exceeds JESD 22 2000-V Human-Body Model 1000-V Charged-Device Model
  • Available in the Texas Instruments NanoFree™ Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V Max
  • Max tpd of 4.3 ns at 3.3 V
  • Low Power Consumption, 10-μA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25℃
  • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25℃
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
  • Can Be Used as a Down Translator to Translate Inputs From a Max of 5.5 V Down to the VCC Level
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

Applications

AI Translation
  • Cable Modem Termination Systems
  • High-Speed Data Acquisition and Generation
  • Motor Controls: High-Voltage
  • Power Line Communication Modems
  • SSDs: Internal or External
  • Video Broadcasting and Infrastructure: Scalable Platforms
  • Video Broadcasting: IP-Based Multi-Format Transcoders
  • Video Communications Systems