- Pinout
- Footprint
TI SN74LV4040ARGYR
| Manufacturer | |
| MPN | SN74LV4040ARGYR |
| LCSC Part # | C2675422 |
| Packaging | VQFN-16-EP(3.5x4) |
| Customer # | |
| Key Attributes | 12-BIT ASYNCHRONOUS BINARY COUNTERS |
| Datasheet |  TI SN74LV4040ARGYR |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Counters, Dividers | |
| Manufacturer | TI | |
| Packaging | VQFN-16-EP(3.5x4) | |
| Number of Bits per Element | 12 | |
| Voltage - Supply | 2V~5.5V | |
| Direction | Up Counter | |
| Trigger Type | Falling Edge | |
| Timing | Asynchronous | |
| Operating Temperature | -40℃~+85℃ | |
| Reset | Asynchronous | |
| Number of Elements | 1 | |
| Propagation Delay | 10.5ns | |
| Count Rate | 95MHz | |
| Features | Reset function;Low-power mode |
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 'LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits. These devices are fully specified for partial-power-down applications using the Ioff condition. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
Features
- 2-V to 5.5-V Vcc Operation
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current Ioff
- Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD78, Class II
- ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
Applications
- time-delay circuits
- counter controls
- frequency-dividing circuits
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 0.9359 | $ 0.94 |
| 10+ | $ 0.835 | $ 8.35 |
| 30+ | $ 0.7422 | $ 22.27 |
| 100+ | $ 0.6706 | $ 67.06 |
| 500+ | $ 0.6429 | $ 321.45 |
| 1,000+ | $ 0.6283 | $ 628.30 |
Standard Packaging3000/Full Reel | ||
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Counters, Dividers | |
| Manufacturer | TI | |
| Packaging | VQFN-16-EP(3.5x4) | |
| Number of Bits per Element | 12 | |
| Voltage - Supply | 2V~5.5V | |
| Direction | Up Counter | |
| Trigger Type | Falling Edge | |
| Timing | Asynchronous | |
| Operating Temperature | -40℃~+85℃ | |
| Reset | Asynchronous | |
| Number of Elements | 1 | |
| Propagation Delay | 10.5ns | |
| Count Rate | 95MHz | |
| Features | Reset function;Low-power mode |
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 'LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits. These devices are fully specified for partial-power-down applications using the Ioff condition. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
Features
- 2-V to 5.5-V Vcc Operation
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current Ioff
- Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD78, Class II
- ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
Applications
- time-delay circuits
- counter controls
- frequency-dividing circuits
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |