LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI TLC3578IPWR product image
Images for reference only

TI TLC3578IPWRRoHS

Manufacturer
MPN
TLC3578IPWR
LCSC Part #
C2670863
Packaging
TSSOP-24
Customer #
Key Attributes
High-performance, low-power CMOS analog-to-digital converter
Datasheetpdf iconTI TLC3578IPWR
In-Stock: 1,100
1,100 In stock, ships now
Discontinued
Once stock is depleted, this item will be marked as "Out of Stock."
Notify Me
QtyUnit PriceTotal Amount
1+$ 38.0443$ 38.04
30+$ 36.5118$ 1095.35
Standard Packaging2000/Full Reel

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC)
ManufacturerTI
PackagingTSSOP-24
Operating Temperature-40℃~+85℃
Clock/OscillatorBuilt-in;External
Clock Frequency6.5MHz;25MHz
FeaturesBipolar input;Multiplexers;FIFO buffer
InterfaceSPI
Quiescent Current (Iq)20uA
Resolution(Bits)200kHz;14
S/N Ratio78dB
Voltage - Supply5V;3V~5V
Number of Channels8

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

The TLC3574, TLC3578, TLC2574, and TLC2578 are a family of high-performance, low-power, CMOS analog-to-digital converters (ADC). TLC3574/78 is a 14-bit ADC; TLC2574/78 is a 12-bit ADC. All parts operate from single 5-V analog power supply and 3-V to 5-V digital supply. The serial interface consists of four digital input [chip select (CS), frame sync (FS), serial input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). CS (works as SS, slave select), SDI, SDO and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form DSP interface. The frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters connect to one serial port of a DSP, CS works as the chip select to allow the host DSP to access the individual converter. CS can be tied to ground if only one converter is used. FS must be tied to DVDD if it is not used (such as in an SPI interface). When SDI is tied to DVDD, the device is set in hardware default mode after power on and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and CS or FS) are needed to interface with the host.

In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK (normal sampling) or can be controlled by a special pin, CSTART, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among high-performance signal processors. The TLC3574/78 and TLC2574/78 are designed to operate with low-power consumption. The power saving feature is further enhanced with autopower-down mode and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3574/78 and TLC2574/78 are specified with bipolar input and a full scale range of ±10 V.