LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
RENESAS 9ZX21901BKLFT product image
  • 9ZX21901BKLFT thumbnail 1
  • 9ZX21901BKLFT thumbnail 2
  • 9ZX21901BKLFT thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

RENESAS 9ZX21901BKLFTRoHS

Manufacturer
MPN
9ZX21901BKLFT
LCSC Part #
C2651381
Packaging
VFQFPN-72(10x10)
Customer #
Key Attributes
19-Output Differential Z buffer for PCle Gen2/3 and QPI
Datasheetpdf iconRENESAS 9ZX21901BKLFT
In-Stock: 49
49 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 3.0726$ 3.07
10+$ 2.6065$ 26.07
30+$ 2.3158$ 69.47
100+$ 2.0186$ 201.86
500+$ 1.8838$ 941.90
1,000+$ 1.8254$ 1825.40
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Clock/Timing/Application Specific Clock/Timing
ManufacturerRENESAS
PackagingVFQFPN-72(10x10)
Number of ports19
Voltage - Supply3.3V
FeaturesProgrammable delay and phase adjustment;Output enable/shutdown;Low-jitter clock re-timing/cleaning;Built-in phase-locked loop;Spread spectrum
Output Frequency(Max)400MHz
Operating Temperature0℃~+70℃

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The 9ZX21901 is a version of the Intel DB1900Z Differential Buffer with an ajdustable external feedback path allowing the user to eliminate trace delays from their design. It is suitable for PCIe Gen3 or QPI applications. The part is backwards compatible to PCIe Gen1 and Gen2. The device maintains low drift for critical QPI applications. In bypass mode, the IDT9ZX21901 can provide outputs up to 400MHz.

Features

AI Translation
  • External feedback path; Adjustable input-to-output delay
  • 9 Selectable SMBus addresses/ Multiple devices can share same SMBus segment
  • 8 dedicated OE# pins/ hardware control of outputs
  • PLL or bypass mode/ PLL can dejitter incoming clock
  • Selectable PLL BW/ minimizes jitter peaking in downstream PLL's
  • Spread spectrum compatible/tracks spreading input clock for EMI reduction
  • SMBus Interface/ unused outputs can be disabled
  • 100MHz & 133.33MHz PLL mode/ Legacy QPI support
  • Undriven differential outputs in Power Down mode for maximum power savings

Applications

AI Translation
  • 19 output PCIe Gen3/QPI buffer with adjustable feedback for Romley platforms