LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
onsemi MC74VHC14DR2G product image
  • MC74VHC14DR2G thumbnail 1
  • MC74VHC14DR2G thumbnail 2
  • MC74VHC14DR2G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

onsemi MC74VHC14DR2GRoHS

Manufacturer
MPN
MC74VHC14DR2G
LCSC Part #
C233550
Packaging
SOIC-14
Customer #
Key Attributes
Hex Schmitt Inverter
Datasheetpdf icononsemi MC74VHC14DR2G
In-Stock: 2,145
2,145 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.3348$ 1.67
50+$ 0.2613$ 13.07
150+$ 0.2299$ 34.49
500+$ 0.1825$ 91.25
2,500+$ 0.165$ 412.50
5,000+$ 0.1545$ 772.50
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
Manufactureronsemi
PackagingSOIC-14
Logic Family74VHC
Input TypeSchmitt trigger
Voltage - Supply2V~5.5V
Output Logic Level - Low-
Propagation Delay10.6ns@5V,50pF
FeaturesPower shutdown protection;Noise suppression function
Operating Temperature-55℃~+125℃
Input Logic Level - Low900mV~1.65V
Input Logic Level - High2.2V~3.85V
Number of Circuits6
Output Logic Level - High-
Quiescent Current(Iq)2uA
Number of Channels1
Current - Output High(IOH)8mA
Current - Output Low(IOL)8mA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The MC74VHC14 is an advanced high speed CMOS Schmitt inverter fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. Pin configuration and function are the same as the MC74VHC04 but the inputs have hysteresis and, with its Schmitt trigger function, the VHC14 can be used as a line receiver which will receive slow input signals. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

AI Translation
  • High Speed: tpD = 5.5 ns (Typ) at VCC = 5.0 V
  • Low Power Dissipation: ICC = 2.0 μA (Max) at TA = 25°C
  • High Noise Immunity: VNI H = VNIL = 28% VCC
  • Power Down Protection Provided on Inputs
  • Balanced Propagation Delays
  • Designed for 2.0 V to 5.5 V Operating Range
  • Low Noise: VOLP = 0.8 V (Max)
  • Pin and Function Compatible with Other Standard Logic Families
  • Latchup Performance Exceeds 300 mA
  • ESD Performance: Human Body Model > 2000 V; Machine Model > 200 V
  • Chip Complexity: 60 FETs or 15 Equivalent Gates
  • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
  • These Devices are Pb−Free and are RoHS Compliant