LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
onsemi MC74HC126ADR2G product image
  • MC74HC126ADR2G thumbnail 1
  • MC74HC126ADR2G thumbnail 2
  • MC74HC126ADR2G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

onsemi MC74HC126ADR2GRoHS

Manufacturer
MPN
MC74HC126ADR2G
LCSC Part #
C233530
Packaging
SOIC-14
Customer #
Key Attributes
Quad 3-State Noninverting Buffers
Datasheetpdf icononsemi MC74HC126ADR2G
In-Stock: 3,250
3,250 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.193$ 0.97
50+$ 0.169$ 8.45
150+$ 0.1586$ 23.79
500+$ 0.1457$ 72.85
2,500+$ 0.1251$ 312.75
5,000+$ 0.1217$ 608.50
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
Manufactureronsemi
PackagingSOIC-14
Current - Output High(IOH)7.8mA
Input type-
Series74HC
Voltage - Supply2V~6V
Operating Temperature-55℃~+125℃
Output TypeTri-State
Current - Output Low(IOL)7.8mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesOutput enable
Number of Elements4
Propagation Delay-
Quiescent Current160uA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The MC74HC125A and MC74HC126A are identical in pinout to the LS125 and LS126. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The HC125A and HC126A noninverting buffers are designed to be used with 3−state memory address drivers, clock drivers, and other bus−oriented systems. The devices have four separate output enables that are active−low (HC125A) or active−high (HC126A).

Features

AI Translation
  • Output Drive Capability: 15 LSTTL Loads
  • Outputs Directly Interface to CMOS, NMOS, and TTL
  • Operating Voltage Range: 2.0 to 6.0 V
  • Low Input Current: 1.0 μA
  • High Noise Immunity Characteristic of CMOS Devices
  • In Compliance with the JEDEC Standard No. 7 A Requirements
  • Chip Complexity: 72 FETs or 18 Equivalent Gates
  • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
  • These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

AI Translation
  • 3−state memory address drivers
  • clock drivers
  • other bus−oriented systems