LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
GR CD4053S product image
  • CD4053S thumbnail 1
  • CD4053S thumbnail 2
  • CD4053S thumbnail 3
  • Pinout
  • Footprint
Images for reference only

GR CD4053SRoHS

Manufacturer
GRAsian Brands
MPN
CD4053S
LCSC Part #
C22357616
Packaging
SOP-16
Customer #
Key Attributes
Three dual-channel analog multiplexer
Datasheetpdf iconGR CD4053S
In-Stock: 3,345
3,345 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1063$ 0.53
50+$ 0.0845$ 4.23
150+$ 0.0736$ 11.04
500+$ 0.0654$ 32.70
2,500+$ 0.0588$ 147.00
4,000+$ 0.0556$ 222.40
Standard Packaging4000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Analog Switches, Multiplexers, Demultiplexers
ManufacturerGR
PackagingSOP-16
FeaturesBidirectional analog channel;Glitch-free switching
Operating Temperature0℃~+60℃
Ron90Ω
Voltage - Supply3V~15V
Number of Channels3
Con0.2pF

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging4000
Sales UnitPiece

Introduction

AI Translation

The CD4053 is a 3-channel, 2-to-1 analog multiplexer designed using advanced CMOS technology, configured as a single-pole double-throw analog switch. It features three independent channel control inputs A, B, C and one enable input INH. The channel control inputs A, B, C independently control each of the 3 switches, selecting one of the two channels to turn on while the other remains off.

Features

AI Translation
  • Low input current: I_IN ≤ 1uA, @V_IN = V_DD - V_SS = 15V, Ta = 25°C
  • Wide supply voltage V_DD - V_SS range: 3V ~ 15V
  • Low quiescent current: I_DD = 0.2uA (typ) @V_DD - V_SS = 15V, Ta = 25°C
  • Break-before-make switching eliminates channel overlap
  • Low on-resistance: 90Ω (typ) @V_DD - V_SS = V_DD - V_EE = 15V, Ta = 25°C
  • SPDT analog switch configuration
  • Channel leakage current: ±100pA (typ) @V_DD - V_EE = 15V
  • Package: DIP16, SOP16

Applications

AI Translation
  • Analog and digital multiplexing and demultiplexing
  • Logic level translation for digital address signals
  • Signal gating