Images for reference only
EDA ModelsEasyEDA
ST STM32F207VET6TR
| Manufacturer | |
| MPN | STM32F207VET6TR |
| LCSC Part # | C2054094 |
| Packaging | LQFP-100(14x14) |
| Customer # | |
| Key Attributes | High-performance ARM Cortex-M3 MCU with 512 KB Flash, 120 MHz CPU, ART accelerator, and Ethernet |
| Datasheet |  ST STM32F207VET6TR |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | ST | |
| Packaging | LQFP-100(14x14) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit | |
| Operating Temperature | -40℃~+85℃ | |
| Voltage - Supply | 1.8V~3.6V | |
| Program Memory Type | FLASH | |
| EEPROM | - | |
| Program Storage Size | 512KB | |
| CPU Core | ARM Cortex-M3 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 120MHz | |
| Oscillator Type | Built-in | |
| Number of I/O | 82 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 1000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- Core: Arm 32-bit Cortex-M3 CPU (120 MHz max) with Adaptive real-time accelerator (ART Accelerator) allowing 0-wait state execution performance from Flash memory, MPU, 150 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1)
- Memories – Up to 1 Mbyte of Flash memory – 512 bytes of OTP memory – Up to 128+4 Kbytes of SRAM – Flexible static memory controller that supports Compact Flash, SRAM, PSRAM, NOR and NAND memories – LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management – From 1.8 to 3.6 V application supply + I/Os – POR, PDR, PVD and BOR – 4 to 26 MHz crystal oscillator – Internal 16 MHz factory-trimmed RC – 32 kHz oscillator for RTC with calibration – Internal 32 kHz RC with calibration
- Low-power modes – Sleep, Stop and Standby modes – VBAT supply for RTC, 20x32 bit backup registers, and optional 4 Kbytes backup SRAM
- 3x12-bit, 0.5 µs ADCs with up to 24 channels and up to 6 MSPS in triple interleaved mode
- 2x12-bit D/A converters
- General-purpose DMA: 16-stream controller with centralized FIFOs and burst support
- Up to 17 timers – Up to twelve 16-bit and two 32-bit timers, up to 120 MHz, each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- Debug mode: Serial wire debug (SWD), JTAG, and Cortex-M3 Embedded Trace Macrocell
- Up to 140 I/O ports with interrupt capability: Up to 136 fast I/Os up to 60 MHz Up to 138 5 V-tolerant I/Os
- Up to 15 communication interfaces Up to three I²C interfaces (SMBus/PMBus) Up to four USARTs and two UARTs (7.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control) Up to three SPIs (30 Mbit/s), two with muxed I²S to achieve audio class accuracy via audio PLL or external PLL 2xCAN interfaces (2.0B Active) SDIO interface
- Advanced connectivity USB 2.0 full-speed device/host/OTG controller with on-chip PHY USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface (48 Mbyte/s max.)
- CRC calculation unit
- 96-bit unique ID
In-Stock: 66
66 In stock, ships now
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 5.9421 | $ 5.94 |
| 10+ | $ 5.0712 | $ 50.71 |
| 30+ | $ 4.5545 | $ 136.64 |
| 100+ | $ 4.0313 | $ 403.13 |
| 500+ | $ 3.7908 | $ 1895.40 |
| 1,000+ | $ 3.6819 | $ 3681.90 |
Standard Packaging1000/Full Reel | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | ST | |
| Packaging | LQFP-100(14x14) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit | |
| Operating Temperature | -40℃~+85℃ | |
| Voltage - Supply | 1.8V~3.6V | |
| Program Memory Type | FLASH | |
| EEPROM | - | |
| Program Storage Size | 512KB | |
| CPU Core | ARM Cortex-M3 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 120MHz | |
| Oscillator Type | Built-in | |
| Number of I/O | 82 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 1000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- Core: Arm 32-bit Cortex-M3 CPU (120 MHz max) with Adaptive real-time accelerator (ART Accelerator) allowing 0-wait state execution performance from Flash memory, MPU, 150 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1)
- Memories – Up to 1 Mbyte of Flash memory – 512 bytes of OTP memory – Up to 128+4 Kbytes of SRAM – Flexible static memory controller that supports Compact Flash, SRAM, PSRAM, NOR and NAND memories – LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management – From 1.8 to 3.6 V application supply + I/Os – POR, PDR, PVD and BOR – 4 to 26 MHz crystal oscillator – Internal 16 MHz factory-trimmed RC – 32 kHz oscillator for RTC with calibration – Internal 32 kHz RC with calibration
- Low-power modes – Sleep, Stop and Standby modes – VBAT supply for RTC, 20x32 bit backup registers, and optional 4 Kbytes backup SRAM
- 3x12-bit, 0.5 µs ADCs with up to 24 channels and up to 6 MSPS in triple interleaved mode
- 2x12-bit D/A converters
- General-purpose DMA: 16-stream controller with centralized FIFOs and burst support
- Up to 17 timers – Up to twelve 16-bit and two 32-bit timers, up to 120 MHz, each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- Debug mode: Serial wire debug (SWD), JTAG, and Cortex-M3 Embedded Trace Macrocell
- Up to 140 I/O ports with interrupt capability: Up to 136 fast I/Os up to 60 MHz Up to 138 5 V-tolerant I/Os
- Up to 15 communication interfaces Up to three I²C interfaces (SMBus/PMBus) Up to four USARTs and two UARTs (7.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control) Up to three SPIs (30 Mbit/s), two with muxed I²S to achieve audio class accuracy via audio PLL or external PLL 2xCAN interfaces (2.0B Active) SDIO interface
- Advanced connectivity USB 2.0 full-speed device/host/OTG controller with on-chip PHY USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface (48 Mbyte/s max.)
- CRC calculation unit
- 96-bit unique ID
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | 3A991A2 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | 3A991A2 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| Type | Details |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |