LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI DS90LV049QMTX/NOPB product image
  • DS90LV049QMTX/NOPB thumbnail 1
  • DS90LV049QMTX/NOPB thumbnail 2
  • DS90LV049QMTX/NOPB thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI DS90LV049QMTX/NOPBRoHS

Manufacturer
MPN
DS90LV049QMTX/NOPB
LCSC Part #
C1848109
Packaging
TSSOP-16
Customer #
Key Attributes
Automotive LVDS Dual Line Driver and Receiver Pair
Datasheetpdf iconTI DS90LV049QMTX/NOPB
In-Stock: 336
336 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 3.0658$ 3.07
10+$ 2.6062$ 26.06
30+$ 2.3324$ 69.97
100+$ 2.0553$ 205.53
500+$ 1.9282$ 964.10
1,000+$ 1.8711$ 1871.10
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers
ManufacturerTI
PackagingTSSOP-16
Voltage - Supply3V~3.6V
TypeTransceiver
Data Rate400Mbps
Operating Temperature-40℃~+125℃
Number of Drivers2
FeaturesFail-safe;Low power standby / automatic shutdown on failure
Level StandardLVDS;LVCMOS
Number of Receivers2

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The DS90LV049Q is a dual CMOS flow- through differential line driver- receiver pair designed for applications requiring ultra low power dissipation, exceptional noise immunity, and high data throughput. The device is designed to support data rates in excess of 400 Mbps utilizing Low Voltage Differential Signaling (LVDS) technology. The DS90LV049Q drivers accept LVTTL/LVCMOS signals and translate them to LVDS signals. The receivers accept LVDS signals and translate them to 3 V CMOS signals. The LVDS input buffers have internal failsafe biasing that places the outputs to a known H (high) state for floating receiver inputs. In addition, the DS90LV049Q supports a TRI- STATE function for a low idle power state when the device is not in use. The EN and EN inputs are ANDed together and control the TRI- STATE outputs. The enables are common to all four gates.

Features

AI Translation
  • AECQ-100 Grade 1
  • Up to 400 Mbps Switching Rates
  • Flow-Through Pinout Simplifies PCB Layout
  • 50 ps Typical Driver Channel-to-Channel Skew
  • 50 ps Typical Receiver Channel-to-Channel Skew
  • 3.3 V Single Power Supply Design
  • TRI-STATE Output Control
  • Internal Fail-Safe Biasing of Receiver Inputs
  • Low Power Dissipation (70 mW at 3.3 V Static)
  • High Impedance on LVDS Outputs on Power Down
  • Conforms to TIA/EIA-644-A LVDS Standard
  • Available in Low Profile 16 Pin TSSOP Package