LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
MICROCHIP PIC24F16KL401-I/SS product image
  • PIC24F16KL401-I/SS thumbnail 1
  • PIC24F16KL401-I/SS thumbnail 2
  • PIC24F16KL401-I/SS thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MICROCHIP PIC24F16KL401-I/SSRoHS

Manufacturer
MICROCHIP
MPN
PIC24F16KL401-I/SS
LCSC Part #
C184608
Packaging
SSOP-20-208mil
Customer #
Key Attributes
PIC 32MHz 18 SSOP-20-208mil Microcontrollers RoHS
Datasheetpdf iconMICROCHIP PIC24F16KL401-I/SS
Out of Stock
Notify Me
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 1.615$ 1.62
10+$ 1.3821$ 13.82
30+$ 1.2371$ 37.11
100+$ 1.0875$ 108.75
500+$ 1.0211$ 510.55
1,000+$ 0.9918$ 991.80
2,000+$ 0.9795$ 1959.00
4,000+$ 0.9718$ 3887.20
Standard Packaging67/Full Tube
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/Microcontrollers
ManufacturerMICROCHIP
PackagingSSOP-20-208mil
ADC (Bit)10bit
Voltage - Supply1.8V~3.6V
Program Memory TypeFLASH
Program Storage Size16KB
EEPROM512Byte
CPU CorePIC
CPU Maximum Speed32MHz
Number of I/O18
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging67
Sales UnitPiece

Features

AI Translation
  • Power Management Modes:
    • Run – CPU, Flash, SRAM and Peripherals On
    • Doze – CPU Clock Runs Slower than Peripherals
    • Idle – CPU Off, SRAM and Peripherals On
    • Sleep – CPU, Flash and Peripherals Off and SRAM On
    • Low-Power Consumption:
      • Run mode currents of 150 μA/MHz typical at 1.8V
      • Idle mode currents under 80 μA/MHz at 1.8V
      • Sleep mode currents as low as 30 nA at +25℃
      • Watchdog Timer as low as 210 nA at +25℃
  • High-Performance CPU:
    • Modified Harvard Architecture
    • Up to 16 MIPS Operation @32 MHz
    • 8 MHz Internal Oscillator:
      • 4x PLL option
      • Multiple divide options
    • 17-Bit x 17-Bit Single-Cycle Hardware Fractional/integer Multiplier
    • 32-Bit by 16-Bit Hardware Divider
    • 16 x 16-Bit Working Register Array
    • C Compiler Optimized Instruction Set Architecture (ISA):
      • 76 base instructions
      • Flexible addressing modes
    • Linear Program Memory Addressing
    • Linear Data Memory Addressing
    • Two Address Generation Units (AGU) for Separate Read and Write Addressing of Data Memory
  • Peripheral Features:
    • High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
    • Configurable Open-Drain Outputs on Digital I/O Pins
    • Up to Three External Interrupt Sources
    • Two 16-Bit Timer/Counters with Selectable Clock Sources
    • Up to Two 8-Bit Timers/Counters with Programmable Prescalers
    • Two Capture/Compare/PWM (CCP) modules:
      • Modules automatically configure and drive I/O
      • 16-bit Capture with max. resolution 40 ns
      • 16-bit Compare with max. resolution 83.3 ns
      • 1-bit to 10-bit PWM resolution
    • Up to One Enhanced CCP module:
      • Backward compatible with CCP
      • 1, 2 or 4 PWM outputs
      • Programmable dead time
      • Auto-shutdown on external event
    • Up to Two Master Synchronous Serial Port modules (MSSPs) with Two Modes of Operation:
      • 3-wire SPI (all four modes)
      • I2C Master, Multi-Master and Slave modes and 7-Bit/10-Bit Addressing
    • Up to Two UART modules:
      • Supports RS-485, RS-232 and LIN/J2602
      • On-chip hardware encoder/decoder for IrDA
      • Auto-wake-up on Start bit
      • Auto-Baud Detect (ABD)
      • Two-byte transmit and receive FIFO buffers
  • Analog Features:
    • 10-Bit, up to 12-Channel Analog-to-Digital (A/D) Converter:
      • 500 ksps conversion rate
      • Conversion available during Sleep and Idle
    • Dual Rail-to-Rail Analog Comparators with Programmable Input/Output Configuration
    • On-Chip Voltage Reference
  • Special Microcontroller Features:
    • Operating Voltage Range of 1.8V to 3.6V
    • 10,000 Erase/Write Cycle Endurance Flash Program Memory, Typical
    • 100,000 Erase/Write Cycle Endurance Data EEPROM, Typical
    • Flash and Data EEPROM Data Retention: 40 Years Minimum
    • Self-Programmable under Software Control
    • Programmable Reference Clock Output
    • Fail-Safe Clock Monitor (FSCM) Operation:
      • Detects clock failure and switches to on-chip, Low-Power RC (LPRC) oscillator
    • Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
    • Flexible Watchdog Timer (WDT):
      • Uses its own Low-Power RC oscillator
      • Windowed operating modes
      • Programmable period of 2 ms to 131s
    • In-Circuit Serial Programming (ICSP) and In-Circuit Emulation (ICE) via 2 Pins
    • Programmable High/Low-Voltage Detect (HLVD)
    • Programmable Brown-out Reset (BOR):
      • Configurable for software controlled operation and shutdown in Sleep mode
      • Selectable trip points (1.8V, 2.7V and 3.0V)
      • Low-power 2.0V POR re-arm