LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
onsemi MC74HCT573ADWG product image
  • MC74HCT573ADWG thumbnail 1
  • MC74HCT573ADWG thumbnail 2
  • MC74HCT573ADWG thumbnail 3
  • Pinout
  • Footprint
Images for reference only

onsemi MC74HCT573ADWGRoHS

Manufacturer
MPN
MC74HCT573ADWG
LCSC Part #
C146809
Packaging
SOIC-20-300mil
Customer #
Key Attributes
Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs
Datasheetpdf icononsemi MC74HCT573ADWG
In-Stock: 234
234 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.5161$ 0.52
10+$ 0.4101$ 4.10
30+$ 0.3642$ 10.93
100+$ 0.3072$ 30.72
500+$ 0.2818$ 140.90
1,000+$ 0.2676$ 267.60
Standard Packaging38/Full Tube
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Latches
Manufactureronsemi
PackagingSOIC-20-300mil
Quiescent Current40uA
Series74HCT
Logic TypeD Latch
Voltage - Supply4.5V~5.5V
Current - Output Low(IOL)6mA
Operating Temperature-55℃~+125℃
Output TypeTri-State
Setup Time15ns
Number of Channels8
Current - Output High(IOH)6mA
Hold Time5ns
Propagation Delay30ns

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging38
Sales UnitPiece

Introduction

AI Translation

The MC74HCT573A is identical in pinout to the LS573. This device may be used as a level converter for interfacing TTL or NMOS outputs to High−Speed CMOS inputs. These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold times becomes latched. The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high−impedance state. Thus, data may be latched even when the outputs are not enabled. The HCT573A is identical in function to the HCT373A but has the Data Inputs on the opposite side of the package from the outputs to facilitate PC board layout.

Features

AI Translation
  • Output Drive Capability: 15 LSTTL Loads
  • TTL/NMOS−Compatible Input Levels
  • Outputs Directly Interface to CMOS, NMOS and TTL
  • Operating Voltage Range: 4.5 to 5.5 V
  • Low Input Current: 10 μA
  • In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
  • Chip Complexity: 234 FETs or 58.5 Equivalent Gates
  • Improved Propagation Delays
  • 50% Lower Quiescent Power
  • These Devices are Pb−Free and are RoHS Compliant