LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74HCT74PWR product image
  • SN74HCT74PWR thumbnail 1
  • SN74HCT74PWR thumbnail 2
  • SN74HCT74PWR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74HCT74PWRRoHS

Manufacturer
MPN
SN74HCT74PWR
LCSC Part #
C141335
Packaging
TSSOP-14
Customer #
Key Attributes
Dual D-Type Positive-Edge-Triggered Flip-Flops with Clear and Preset
Datasheetpdf iconTI SN74HCT74PWR
In-Stock: 985
985 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.2744$ 1.37
50+$ 0.2154$ 10.77
150+$ 0.1866$ 27.99
500+$ 0.1609$ 80.45
2,000+$ 0.1539$ 307.80
4,000+$ 0.1497$ 598.80
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Flip Flops
ManufacturerTI
PackagingTSSOP-14
Voltage - Supply4.5V~5.5V
Number of Bits per Element1
Output TypeComplementary type
Operating Temperature-40℃~+85℃
Series74HCT Series
Synchronous/AsynchronousAsynchronous
Number of Elements2
Current - Output High(IOH)4mA
Current - Output Low(IOL)4mA
Setup Time14ns
Quiescent Current4uA
Hold Time-
Propagation Delay25ns@5.5V,50pF
Trigger TypeRising Edge

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

The ’HCT74 devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE(overline)) or clear (CLR(overline)) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

Features

AI Translation
  • Operating Voltage Range of 4.5 V to 5.5 V
  • Outputs Can Drive Up To 10 LSTTL Loads
  • Low Power Consumption, 40 μA Max ICC
  • Typical tpd = 17 ns
  • ±4 mA Output Drive at 5 V
  • Low Input Current of ±1 μA Max
  • Inputs Are TTL-Voltage Compatible