LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
micron MT41K256M16TW-107 XIT:P product image
  • MT41K256M16TW-107 XIT:P thumbnail 1
  • MT41K256M16TW-107 XIT:P thumbnail 2
  • MT41K256M16TW-107 XIT:P thumbnail 3
  • Pinout
  • Footprint
Images for reference only

micron MT41K256M16TW-107 XIT:PRoHS

Manufacturer
micron
MPN
MT41K256M16TW-107 XIT:P
LCSC Part #
C1349259
Packaging
FBGA-96(8x14)
Customer #
Key Attributes
4Gbit 1.283V~1.45V 1.866GHz DDR3L SDRAM FBGA-96(8x14) Memory (ICs) RoHS
Datasheetpdf iconmicron MT41K256M16TW-107 XIT:P
Out of Stock
Notify Me
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 4.8529$ 4.85
10+$ 4.0637$ 40.64
30+$ 3.6798$ 110.39
100+$ 3.2929$ 329.29
500+$ 3.1139$ 1556.95
1,000+$ 3.0329$ 3032.90
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory (ICs)
Manufacturermicron
PackagingFBGA-96(8x14)
Refresh Current-
Memory Size4Gbit
Voltage - Supply1.283V~1.45V
Operating temperature-40℃~+95℃
Clock Frequency1.866GHz
FeaturesAuto self-refresh;Write leveling function;Dynamic on-chip termination
Memory FormatDDR3L SDRAM
Current - Supply-
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

DDR3L SDRAM (1.35V) is a low voltage version of the DDR3 (1.5V) SDRAM. Refer to DDR3 (1.5V) SDRAM (Die Rev.: E) data sheet specifications when running in 1.5V compatible mode.

Features

AI Translation
  • VDD = VDDQ = 1.35V (1.283–1.45V)
  • Backward compatible to VDD = VDDQ = 1.5V ± 0.075V – Supports DDR3L devices to be backward compatible in 1.5V applications
  • Differential bidirectional data strobe
  • 8n-bit prefetch architecture
  • Differential clock inputs (CK, CK#)
  • 8 internal banks
  • Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
  • Programmable CAS (READ) latency (CL)
  • Programmable posted CAS additive latency (AL)
  • Programmable CAS (WRITE) latency (CWL)
  • Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
  • Selectable BC4 or BL8 on-the-fly (OTF)
  • Self refresh mode
  • TC of 0℃ to +95℃ – 64ms, 8192-cycle refresh at 0℃ to +85℃; 32ms at +85℃ to +95℃
  • Self refresh temperature (SRT)
  • Automatic self refresh (ASR)
  • Write leveling
  • Multipurpose register
  • Output driver calibration