LCSC Electronics logoLCSC Electronics svg logo
Connexion
USD
ADI ADAU1961WBCPZ product image
  • ADAU1961WBCPZ thumbnail 1
  • ADAU1961WBCPZ thumbnail 2
  • ADAU1961WBCPZ thumbnail 3
  • Brochage
  • Empreinte
Photos non contractuelles

ADI ADAU1961WBCPZRoHS

Fabricant
Réf. Fab.
ADAU1961WBCPZ
Réf. LCSC
C208136
Condit.
LFCSP-32(5x5)
Numéro Client
Caract. clés
Stere0, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
Fiche Techniquepdf iconADI ADAU1961WBCPZ
En stock: 12
12 En stock, expédition immédiate
Minimum: 1Multiple: 1Unité de vente: Piece
Ajouter à la Liste BOM
QtéPrix unit.Montant total
1+$ 2.9731$ 2.97
10+$ 2.5324$ 25.32
30+$ 2.2559$ 67.68
100+$ 1.9745$ 197.45
490+$ 1.846$ 904.54
980+$ 1.7907$ 1754.89
Boîtier Standard490/Full Tray
Meilleur prix pour une plus grande quantité ?
$

Spécifications du Produit

Tout
TypeDescription
CatégorieIntegrated Circuits (ICs)/Interface/CODECS
FabricantADI
Condit.LFCSP-32(5x5)
Operating Temperature-40℃~+105℃
Voltage - Supply3.3V
TypeEncoder/decoder
InterfaceI2C;SPI
FeaturesBuilt-in phase-locked loop;Mute control
Sampling Rate8kHz~96kHz

Description

Traduction par IA

The ADAU1961 is a low power, stereo audio codec that supports stereo 48 kHz record and playback at 35 mW from a 3.3 V analog supply. The stereo audio ADCs and DACs support sample rates from 8 kHz to 96 kHz as well as a digital volume control. The record path includes an integrated microphone bias circuit and six inputs. The inputs can be mixed and muxed before the ADC, or they can be configured to bypass the ADC. The ADAU1961 includes a stereo digital microphone input. The ADAU1961 includes five high power output drivers (two differential and three single-ended), supporting stereo headphones, an earpiece, or other output transducer. AC-coupled or capless configurations are supported. Individual fine level controls are supported on all analog outputs. The output mixer stage allows for flexible routing of audio. The serial control bus supports the I²C and SPI protocols. The serial audio bus is programmable for I²S, left-/right-justified, and TDM modes. A programmable PLL supports flexible clock generation for all standard integer rates and fractional master clocks from 8 MHz to 27 MHz.

Caractéristiques

Traduction par IA
  • 24-bit stereo audio ADC and DAC: >98 dB SNR
  • Sampling rates from 8 kHz to 96 kHz
  • Low power: 17 mW record, 18 mW playback, 48 kHz
  • 6 analog input pins, configurable for single-ended or differential inputs
  • Flexible analog input/output mixers
  • Stereo digital microphone input
  • Analog outputs: 2 differential stereo, 2 single-ended stereo, 1 mono headphone output driver
  • PLL supporting input clocks from 8 MHz to 27 MHz
  • Analog automatic level control (ALC)
  • Microphone bias reference voltage
  • Analog and digital I/O: 3.3 V I²C and SPI control interfaces
  • Digital audio serial data I/O: stereo and time-division multiplexing (TDM) modes
  • Software-controllable clickless mute
  • 32-lead, 5 mm×5 mm LFCSP
  • -40°C to +105°C operating temperature range
  • Qualified for automotive applications

Applications

Traduction par IA
  • Automotive head units
  • Automotive amplifiers
  • Navigation systems
  • Rear-seat entertainment systems