- Diagramma pin
- Footprint
TI SN74AHC273DBR
| Produttore | |
| Cod. Prod. | SN74AHC273DBR |
| Cod. LCSC | C2877489 |
| Imballo | SSOP-20 |
| Numero Cliente | |
| Attr. chiave | Octal D-Type Flip-Flops With Clear |
| Scheda Tecnica |  TI SN74AHC273DBR |
Specifiche del Prodotto
| Tipo | Descrizione | |
|---|---|---|
| Categoria | Integrated Circuits (ICs)/Logic/Flip Flops | |
| Produttore | TI | |
| Imballo | SSOP-20 | |
| Voltage - Supply | 2V~5.5V | |
| Number of Bits per Element | 8 | |
| Output Type | - | |
| Operating Temperature | -40℃~+125℃ | |
| Series | 74AHC Series | |
| Synchronous/Asynchronous | Asynchronous | |
| Number of Elements | 1 | |
| Current - Output High(IOH) | 8mA | |
| Current - Output Low(IOL) | 8mA | |
| Setup Time | 4.5ns | |
| Quiescent Current | 4uA | |
| Hold Time | 1ns | |
| Propagation Delay | 11ns@5V,50pF | |
| Trigger Type | Rising Edge |
| Tipo | Descrizione | |
|---|---|---|
| Categoria | Integrated Circuits (ICs)/Logic/Flip Flops | |
| Produttore | TI | |
| Imballo | SSOP-20 | |
| Voltage - Supply | 2V~5.5V | |
| Number of Bits per Element | 8 | |
| Output Type | - | |
| Operating Temperature | -40℃~+125℃ | |
| Series | 74AHC Series | |
| Synchronous/Asynchronous | Asynchronous |
| Tipo | Descrizione | |
|---|---|---|
| Number of Elements | 1 | |
| Current - Output High(IOH) | 8mA | |
| Current - Output Low(IOL) | 8mA | |
| Setup Time | 4.5ns | |
| Quiescent Current | 4uA | |
| Hold Time | 1ns | |
| Propagation Delay | 11ns@5V,50pF | |
| Trigger Type | Rising Edge |
Descrizione
These devices are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.
Caratteristiche
- Operating Range 2-V to 5.5-VCC
- Contain eight flip-flops with single-rail outputs
- Direct clear input
- Individual data input to each flip-flop
- Latch-up performance exceeds 250 mA per JESD 17
- ESD protection exceeds JESD 22 2000-V human-body model (A114-A)
- 1000-V charged-device model (C101)
Applicazioni
- Buffers and storage registers
- Shift registers
- Pattern generators
- Servers
- PCs and notebooks
- Network switches
- Memory systems databases
| Qtà | Pr. unit. | Importo totale |
|---|---|---|
| 1+ | $ 0.1934 | $ 0.19 |
| 10+ | $ 0.1872 | $ 1.87 |
| 30+ | $ 0.1842 | $ 5.53 |
| 100+ | $ 0.1811 | $ 18.11 |
Package Standard2000/Full Reel | ||
Specifiche del Prodotto
| Tipo | Descrizione | |
|---|---|---|
| Categoria | Integrated Circuits (ICs)/Logic/Flip Flops | |
| Produttore | TI | |
| Imballo | SSOP-20 | |
| Voltage - Supply | 2V~5.5V | |
| Number of Bits per Element | 8 | |
| Output Type | - | |
| Operating Temperature | -40℃~+125℃ | |
| Series | 74AHC Series | |
| Synchronous/Asynchronous | Asynchronous | |
| Number of Elements | 1 | |
| Current - Output High(IOH) | 8mA | |
| Current - Output Low(IOL) | 8mA | |
| Setup Time | 4.5ns | |
| Quiescent Current | 4uA | |
| Hold Time | 1ns | |
| Propagation Delay | 11ns@5V,50pF | |
| Trigger Type | Rising Edge |
| Tipo | Descrizione | |
|---|---|---|
| Categoria | Integrated Circuits (ICs)/Logic/Flip Flops | |
| Produttore | TI | |
| Imballo | SSOP-20 | |
| Voltage - Supply | 2V~5.5V | |
| Number of Bits per Element | 8 | |
| Output Type | - | |
| Operating Temperature | -40℃~+125℃ | |
| Series | 74AHC Series | |
| Synchronous/Asynchronous | Asynchronous |
| Tipo | Descrizione | |
|---|---|---|
| Number of Elements | 1 | |
| Current - Output High(IOH) | 8mA | |
| Current - Output Low(IOL) | 8mA | |
| Setup Time | 4.5ns | |
| Quiescent Current | 4uA | |
| Hold Time | 1ns | |
| Propagation Delay | 11ns@5V,50pF | |
| Trigger Type | Rising Edge |
Descrizione
These devices are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.
Caratteristiche
- Operating Range 2-V to 5.5-VCC
- Contain eight flip-flops with single-rail outputs
- Direct clear input
- Individual data input to each flip-flop
- Latch-up performance exceeds 250 mA per JESD 17
- ESD protection exceeds JESD 22 2000-V human-body model (A114-A)
- 1000-V charged-device model (C101)
Applicazioni
- Buffers and storage registers
- Shift registers
- Pattern generators
- Servers
- PCs and notebooks
- Network switches
- Memory systems databases
C2877489 Libreria EasyEDA
Conformità & Codici di Esportazione
| Tipo | Dettagli |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Tipo | Dettagli |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Tipo | Dettagli |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |