LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
5% OFF
XBLW SN74LS157N(XBLW) product image
  • SN74LS157N(XBLW) thumbnail 1
  • SN74LS157N(XBLW) thumbnail 2
  • SN74LS157N(XBLW) thumbnail 3
  • Pinout
  • Footprint
Images for reference only

XBLW SN74LS157N(XBLW)RoHS

Manufacturer
XBLWAsian Brands
MPN
SN74LS157N(XBLW)
LCSC Part #
C42415796
Packaging
DIP-16
Customer #
Key Attributes
Quad 2-input Multiplexer
Datasheetpdf iconXBLW SN74LS157N(XBLW)
In-Stock: 560
560 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.2898$ 0.2754$ 1.38
50+$ 0.2276$ 0.2163$ 10.82
150+$ 0.2009$ 0.1909$ 28.64
500+$ 0.1676$ 0.1593$ 79.65
2,500+$ 0.1528$ 0.1452$ 363.00
5,000+$ 0.1439$ 0.1368$ 684.00
Standard Packaging25/Full Tube
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Signal Switches, Multiplexers, Decoders
ManufacturerXBLW
PackagingDIP-16
Type-
Series74LS
Number of Channels-
Voltage - Supply2V~6V
Operating Temperature-20℃~+85℃
Quiescent Current80uA
Current - Output High(IOH)5.2mA
Propagation Delay21ns@6.0V,50pF
Function-
Current - Output Low(IOL)5.2mA

Introduction

AI Translation

The SN74LS157 is a quad 2- input multiplexers which select 4 bits of data from two sources under the control of a common data select input (S). The enable input (E) is active LOW. When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions. Moving the data from two groups of registers to four common output buses is a common use of the SN74LS157. The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator. The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common. The SN74LS157 is logic implementation of a 4- pole, 2- position switch, where the position of the switch is determined by the logic levels applied to S. The logic equations are: 1Y = E(overline) x (111 x S + 110 x S(overline)) 2Y = E(overline) x (211 x S + 210 x S(overline)) 3Y = E(overline) x (311 x S + 310 x S(overline)) 4Y = E(overline) x (411 x S + 410 x S(overline))

Features

AI Translation
  • Low- power dissipation
  • Non- inverting data path
  • Specified from -20℃ to +85℃
  • Packaging Information: DIP-16/SOP-16/TSSOP-16