LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
ADI LTC2181IUP#TRPBF product image
Images for reference only

ADI LTC2181IUP#TRPBF

Manufacturer
MPN
LTC2181IUP#TRPBF
LCSC Part #
C679492
Packaging
QFN-64-EP(9x9)
Customer #
Key Attributes
SPI 1.7V~1.9V QFN-64-EP(9x9) Analog to Digital Converters (ADC) RoHS
Datasheetpdf iconADI LTC2181IUP#TRPBF
RoHS Compliance1 documents available
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 217.2928$ 217.29
200+$ 84.0898$ 16817.96
500+$ 81.1356$ 40567.80
1,000+$ 79.6755$ 79675.50
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC)
ManufacturerADI
PackagingQFN-64-EP(9x9)
Operating Temperature-40℃~+85℃
FeaturesBuilt-in reference source
InterfaceSPI
Quiescent Current (Iq)-
Resolution(Bits)16;40MHz
Voltage - Supply1.7V~1.9V
DNL (LSB)0.5LSB
Number of Channels2
ADC architecture-
Integral non - linearity2LSB

Introduction

AI Translation

The C2182/C2181/C2180 are two-channel simultaneous sampling 16-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 77dB SNR and 90dB spurious free dynamic range (SFDR). Ultralow jitter of 0.07psRMS allows undersampling of IF frequencies with excellent noise performance. DC specs include ±2LSB INL (typ), ±0.5LSB DNL (typ) and no missing codes over temperature. The transition noise is 3.3LSBRMS. The digital outputs can be either full rate CMOS, Double Data Rate CMOS, or Double Data Rate LVDS. A separate output power supply allows the CMOS output swing to range from 1.2V to 1.8V. The ENC+ and ENC- inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

Features

AI Translation
  • Two-Channel Simultaneously Sampling ADC
  • 77dB SNR
  • 90dB SFDR
  • Low Power: 160mW/115mW/78mW Total, 80mW/58mW/39mW per Channel
  • Single 1.8V Supply
  • CMOS, DDR CMOS, or DDR LVDS Outputs
  • Selectable Input Ranges: 1VP-P to 2VP-P
  • 550MHz Full Power Bandwidth S/H
  • Optional Data Output Randomizer
  • Optional Clock Duty Cycle Stabilizer
  • Shutdown and Nap Modes
  • Serial SPI Port for Configuration
  • 64-Pin (9mm×9mm) QFN Package

Applications

AI Translation
  • Communications
  • Cellular Base Stations
  • Software Defined Radios
  • Portable Medical Imaging
  • Multi-Channel Data Acquisition
  • Nondestructive Testing