LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
ADI AD9246BCPZRL7-125 product image
Images for reference only

ADI AD9246BCPZRL7-125RoHS

Manufacturer
MPN
AD9246BCPZRL7-125
LCSC Part #
C653364
Packaging
LFCSP-48(7x7)
Customer #
Key Attributes
Parallel port 1.8V~3.3V LFCSP-48(7x7) Analog to Digital Converters (ADC) RoHS
Datasheetpdf iconADI AD9246BCPZRL7-125
In-Stock: 5
5 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 149.6443$ 149.64
30+$ 142.2276$ 4266.83
Standard Packaging750/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC)
ManufacturerADI
PackagingLFCSP-48(7x7)
Operating Temperature-40℃~+85℃
Voltage ReferenceBuilt-in;External
Clock/OscillatorExternal
FeaturesInput buffer
InterfaceParallel port
Resolution(Bits)125MHz;14
S/N Ratio71.7dB
Voltage - Supply1.8V~3.3V
DNL (LSB)0.4LSB
Number of Channels1
ADC architecturePipeline
Integral non - linearity0.4LSB
Programmable GainNot supported

Introduction

AI Translation

The AD9246 is a monolithic, single 1.8 V supply, 14-bit, 80 MSPS/ 105 MSPS/125 MSPS analog-to-digital converter (ADC), featuring a high performance sample-and-hold amplifier (SHA) and on-chip voltage reference. The product uses a multistage differential pipeline architecture with output error correction logic to provide 14-bit accuracy at 125 MSPS data rates and guarantees no missing codes over the full operating temperature range. The wide bandwidth, truly differential SHA allows a variety of user-selectable input ranges and offsets, including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available ADCs, the AD9246 is suitable for applications in communications, imaging, and medical ultrasound. A differential clock input controls all internal conversion cycles. A duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance.

Features

AI Translation
  • 1.8 V analog supply operation
  • 1.8 V to 3.3 V output supply
  • SNR = 71.7 dBc (72.7 dBFS) to 70 MHz input
  • SFDR = 85 dBc to 70 MHz input
  • Low power: 395 mW @ 125 MSPS
  • Differential input with 650 MHz bandwidth
  • On-chip voltage reference and sample-and-hold amplifier
  • DNL = ±0.4 LSB
  • Flexible analog input: 1 V p-p to 2 V p-p range
  • Offset binary, Gray code, or twos complement data format
  • Clock duty cycle stabilizer
  • Data output clock
  • Serial port control
  • Built-in selectable digital test pattern generation
  • Programmable clock and data alignment

Applications

AI Translation
  • Ultrasound equipment
  • IF sampling in communications receivers IS-95, CDMA-One, IMT-2000
  • Battery-powered instruments
  • Hand-held scopemeters
  • Low cost digital oscilloscopes