LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia HEF4541BT,518 product image
  • HEF4541BT,518 thumbnail 1
  • HEF4541BT,518 thumbnail 2
  • HEF4541BT,518 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia HEF4541BT,518RoHS

Manufacturer
MPN
HEF4541BT,518
LCSC Part #
C551502
Packaging
SO-14
Customer #
Key Attributes
36MHz SO-14 Programmable Timers and Oscillators RoHS
Datasheetpdf iconNexperia HEF4541BT,518
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 0.7855$ 0.79
10+$ 0.6846$ 6.85
30+$ 0.6334$ 19.00
100+$ 0.5821$ 58.21
500+$ 0.5526$ 276.30
1,000+$ 0.5371$ 537.10
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Clock/Timing/Programmable Timers and Oscillators
ManufacturerNexperia
PackagingSO-14
Supply Current500uA
FeaturesProgrammable time-base frequency division network
Operating Temperature-40℃~+85℃
Frequency36MHz
Voltage - Supply4.5V~15.5V

Introduction

AI Translation

The HEF4541B is a programmable timer. It consists of a 16-stage binary counter, an integrated oscillator to be used with external timing components, an automatic power-on reset and output control logic. The external components RTC and CTC determines the frequency of the oscillator within the frequency range ↑Hz to 100 kHz. An external clock signal at input RS can replace the oscillator. The timer advances on the positive-going transition of RS. A LOW on the auto reset input (AR) and a LOW on the master reset input (MR) enables the internal power-on reset. A HIGH level at input MR resets the counter independent on all other inputs. Resetting, disables the oscillator to provide no active power dissipation. A HIGH at input AR turns off the power-on reset to provide a low quiescent power dissipation of the timer. The 16-stage counter divides the oscillator frequency by 2^8, 2^10, 2^13 or 2^16 depending on the state of the address inputs (A0, A1). The divided oscillator frequency is available at output O. The phase input (PH) features a complementary output signal. When the mode select input (MODE) is LOW the timer is a single transition timer and when HIGH the timer is a 2^n frequency divider. It operates over a recommended VDD power supply range of 2 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input.

Features

AI Translation
  • Wide supply voltage range from 3.0 V to 15.0 V
  • CMOS low power dissipation
  • High noise immunity
  • Fully static operation
  • 5 V, 10 V, and 15 V parametric ratings
  • Standardized symmetrical output characteristics
  • Complies with JEDEC standard JESD 13-B
  • ESD protection: HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V
  • Specified from -40 ℃ to +85 ℃ and from -40 ℃ to +125 ℃