LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74LVC3G06GT,115 product image
Images for reference only

Nexperia 74LVC3G06GT,115RoHS

Manufacturer
Nexperia
MPN
74LVC3G06GT,115
LCSC Part #
C548750
Packaging
XSON-8(1x2)
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 2.9ns@5V,50pF 3 4uA XSON-8(1x2) Gates and Inverters RoHS
Datasheetpdf iconNexperia 74LVC3G06GT,115
In-Stock: 20
20 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.2207$ 0.22
10+$ 0.2158$ 2.16
30+$ 0.2125$ 6.38
100+$ 0.2093$ 20.93
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingXSON-8(1x2)
output typeOpen-drain
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Output Logic Level - Low-
Propagation Delay2.9ns@5V,50pF
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - Low700mV~800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.7V~2V
Number of Circuits3
Output Logic Level - High-
Quiescent Current(Iq)4uA
Current - Output High(IOH)-
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The 74LVC3G06 is a triple inverter with open-drain outputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • -24 mA output drive (VCC = 3.0 V)
  • CMOS low power consumption
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • IOFF circuitry provides partial Power-down mode operation
  • Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8-B/JESD36 (2.7 V to 3.6 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V; CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃