LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74LVC2G00GT,115 product image
  • 74LVC2G00GT,115 thumbnail 1
  • 74LVC2G00GT,115 thumbnail 2
  • 74LVC2G00GT,115 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC2G00GT,115RoHS

Manufacturer
Nexperia
MPN
74LVC2G00GT,115
LCSC Part #
C548534
Packaging
XSON-8(1x2)
Customer #
Key Attributes
Dual 2-input NAND gate
Datasheetpdf iconNexperia 74LVC2G00GT,115
In-Stock: 85
85 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.2648$ 1.32
50+$ 0.2105$ 10.53
150+$ 0.1872$ 28.08
500+$ 0.1581$ 79.05
2,500+$ 0.1452$ 363.00
5,000+$ 0.1374$ 687.00
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingXSON-8(1x2)
Logic Family74LVC Series
Voltage - Supply1.65V~5.5V
Output Logic Level - Low300mV;400mV;450mV;550mV
Propagation Delay3.3ns@5V,50pF
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low700mV~800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.7V~2V
Output Logic Level - High1.2V;1.9V;2.2V;2.3V;3.8V
Quiescent Current(Iq)4uA
Number of Channels2;2
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging5000
Sales UnitPiece

Introduction

AI Translation

The 74LVC2G00 is a dual 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • 5 V tolerant outputs for interfacing with 5 V logic
  • High noise immunity
  • ±24 mA output drive (VCC = 3.0 V)
  • CMOS low power dissipation
  • IOFF circuitry provides partial Power-down mode operation
  • Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8-B/JESD36 (2.7 V to 3.6 V)
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Overvoltage tolerant inputs to 5.5 V
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V; CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Applications

AI Translation
  • Translator in mixed 3.3 V and 5 V environments
  • High noise immunity
  • Direct TTL-level interface