- Pinout
- Footprint
Images for reference only
EDA ModelsEasyEDA
Nexperia 74LVC2G00GT,115
| Manufacturer | |
| MPN | 74LVC2G00GT,115 |
| LCSC Part # | C548534 |
| Packaging | XSON-8(1x2) |
| Customer # | |
| Key Attributes | Dual 2-input NAND gate |
| Datasheet |  Nexperia 74LVC2G00GT,115 |
| Alternative Parts | 3 |
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x2) | |
| output type | - | |
| Input Type | Schmitt trigger;TTL compatible CMOS | |
| Logic Family | 74LVC Series | |
| Voltage - Supply | 1.65V~5.5V | |
| Output Logic Level - Low | 300mV;400mV;450mV;550mV | |
| Propagation Delay | 3.3ns@5V,50pF | |
| Features | Local shutdown mode;Overvoltage-tolerant input | |
| Input Logic Level - Low | 700mV~800mV | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - High | 1.7V~2V | |
| Output Logic Level - High | 1.2V;1.9V;2.2V;2.3V;3.8V | |
| Quiescent Current(Iq) | 4uA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 32mA | |
| Current - Output Low(IOL) | 32mA |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x2) | |
| output type | - | |
| Input Type | Schmitt trigger;TTL compatible CMOS | |
| Logic Family | 74LVC Series | |
| Voltage - Supply | 1.65V~5.5V | |
| Output Logic Level - Low | 300mV;400mV;450mV;550mV | |
| Propagation Delay | 3.3ns@5V,50pF |
| Type | Description | |
|---|---|---|
| Features | Local shutdown mode;Overvoltage-tolerant input | |
| Input Logic Level - Low | 700mV~800mV | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - High | 1.7V~2V | |
| Output Logic Level - High | 1.2V;1.9V;2.2V;2.3V;3.8V | |
| Quiescent Current(Iq) | 4uA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 32mA | |
| Current - Output Low(IOL) | 32mA |
Report an ErrorShow similar products (0) >
Introduction
AI Translation
The 74LVC2G00 is a dual 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Features
AI Translation
- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant outputs for interfacing with 5 V logic
- High noise immunity
- ±24 mA output drive (VCC = 3.0 V)
- CMOS low power dissipation
- IOFF circuitry provides partial Power-down mode operation
- Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8-B/JESD36 (2.7 V to 3.6 V)
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Overvoltage tolerant inputs to 5.5 V
- ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V; CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃
Applications
AI Translation
- Translator in mixed 3.3 V and 5 V environments
- High noise immunity
- Direct TTL-level interface
In-Stock: 25
25 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 5+ | $ 0.2734 | $ 1.37 |
| 50+ | $ 0.2173 | $ 10.87 |
| 150+ | $ 0.1932 | $ 28.98 |
| 500+ | $ 0.1632 | $ 81.60 |
| 2,500+ | $ 0.1499 | $ 374.75 |
| 5,000+ | $ 0.1418 | $ 709.00 |
Standard Packaging5000/Full Reel | ||
Better price for more quantity?
$
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x2) | |
| output type | - | |
| Input Type | Schmitt trigger;TTL compatible CMOS | |
| Logic Family | 74LVC Series | |
| Voltage - Supply | 1.65V~5.5V | |
| Output Logic Level - Low | 300mV;400mV;450mV;550mV | |
| Propagation Delay | 3.3ns@5V,50pF | |
| Features | Local shutdown mode;Overvoltage-tolerant input | |
| Input Logic Level - Low | 700mV~800mV | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - High | 1.7V~2V | |
| Output Logic Level - High | 1.2V;1.9V;2.2V;2.3V;3.8V | |
| Quiescent Current(Iq) | 4uA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 32mA | |
| Current - Output Low(IOL) | 32mA |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x2) | |
| output type | - | |
| Input Type | Schmitt trigger;TTL compatible CMOS | |
| Logic Family | 74LVC Series | |
| Voltage - Supply | 1.65V~5.5V | |
| Output Logic Level - Low | 300mV;400mV;450mV;550mV | |
| Propagation Delay | 3.3ns@5V,50pF |
| Type | Description | |
|---|---|---|
| Features | Local shutdown mode;Overvoltage-tolerant input | |
| Input Logic Level - Low | 700mV~800mV | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - High | 1.7V~2V | |
| Output Logic Level - High | 1.2V;1.9V;2.2V;2.3V;3.8V | |
| Quiescent Current(Iq) | 4uA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 32mA | |
| Current - Output Low(IOL) | 32mA |
Report an ErrorShow similar products (0) >
Introduction
AI Translation
The 74LVC2G00 is a dual 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Features
AI Translation
- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant outputs for interfacing with 5 V logic
- High noise immunity
- ±24 mA output drive (VCC = 3.0 V)
- CMOS low power dissipation
- IOFF circuitry provides partial Power-down mode operation
- Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8-B/JESD36 (2.7 V to 3.6 V)
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Overvoltage tolerant inputs to 5.5 V
- ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V; CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃
Applications
AI Translation
- Translator in mixed 3.3 V and 5 V environments
- High noise immunity
- Direct TTL-level interface
C548534 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
Alternative Parts
| MPN | Manufacturer | Packaging | Availability | Unit Price | ||
|---|---|---|---|---|---|---|
| 74LVC2G38GT,115 | Nexperia | XSON-8(1x2) | 95 | $ 0.2541 | ||
| 74LVC2G00HD4-7 | DIODES | X2-DFN2010-8 | 380 | $ 0.1061 | ||
| 74LVC2G38HD4-7 | DIODES | X2-DFN2010-8 | 0 | $ 0.0835 |