LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74LVC1G32GX,125 product image
Images for reference only

Nexperia 74LVC1G32GX,125RoHS

Manufacturer
Nexperia
MPN
74LVC1G32GX,125
LCSC Part #
C548335
Packaging
X2-SON-5-EP(0.8x0.8)
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 6ns@3.3V,50pF 4uA X2-SON-5-EP(0.8x0.8) Gates and Inverters RoHS
Datasheetpdf iconNexperia 74LVC1G32GX,125
In-Stock: 250
250 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1376$ 0.69
50+$ 0.1345$ 6.73
150+$ 0.1324$ 19.86
500+$ 0.1304$ 65.20
Standard Packaging10000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingX2-SON-5-EP(0.8x0.8)
output type-
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay6ns@3.3V,50pF
Output Logic Level - Low800mV
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low700mV;800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.7V;2V
Output Logic Level - High2V
Quiescent Current(Iq)4uA
Current - Output High(IOH)24mA
Number of Channels1;2
Current - Output Low(IOL)24mA
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The 74LVC1G32 is a single 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • CMOS low power dissipation
  • IOFF circuitry provides partial Power-down mode operation ±24 mA output drive (VCC = 3.0 V)
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Complies with JEDEC standard:
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8-B/JESD36 (2.7 V to 3.6 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

Applications

AI Translation
  • Level translation in mixed 3.3V and 5V environments
  • High noise immunity
  • CMOS low power consumption
  • Partial power-down mode operation
  • Direct TTL-level interface
  • JEDEC compliant
  • ESD protection
  • Multiple package options
  • Operating temperature range: -40°C to +125°C