LCSC Electronics logoLCSC Electronics svg logo
Anmelden
USD
Nexperia 74HC259PW,118 product image
  • 74HC259PW,118 thumbnail 1
  • 74HC259PW,118 thumbnail 2
  • 74HC259PW,118 thumbnail 3
  • Pinbelegung
  • Footprint
Abbildung ähnlich

Nexperia 74HC259PW,118RoHS

Hersteller
Herst.-Teilenr.
74HC259PW,118
LCSC-Nr.
C546783
Verp.
TSSOP-16
Kundennummer
Hauptmerkm.
Addressable Latch 2V~6V 8 21ns TSSOP-16 Latches RoHS
Datenblattpdf iconNexperia 74HC259PW,118
Nicht vorrätig
Benachrichtigen
Minimum: 1Vielfaches: 1Verkaufseinheit: Piece
Zur BOM-Liste hinzufügen
Stk.E-Preis(Nur als Referenz)Gesamtbetrag
1+$ 1.4145$ 1.41
10+$ 1.1816$ 11.82
30+$ 1.0535$ 31.61
100+$ 0.9086$ 90.86
500+$ 0.8438$ 421.90
1,000+$ 0.8145$ 814.50
Standardgehäuse2500/Full Reel
Besserer Preis bei größerer Menge?
$

Produktspezifikationen

Alle
TypBeschreibung
KategorieIntegrated Circuits (ICs)/Logic/Latches
HerstellerNexperia
Verp.TSSOP-16
Quiescent Current8uA
Series74HC
Logic TypeAddressable Latch
Voltage - Supply2V~6V
Current - Output Low(IOL)-
Operating Temperature-40℃~+125℃
Output Type-
Current - Output High(IOH)-
Setup Time16ns
Number of Gates8
Hold Time-5ns
Propagation Delay21ns

Beschreibung

KI-Übersetzung

The 74HC259; 74HCT259 is an 8-bit addressable latch. The device features four modes of operation. In the addressable latch mode, data on the D input is written into the latch addressed by the inputs A0 to A3. The addressed latch will follow the data input, non-addressed latches will retain their previous states. In memory mode, all latches retain their previous states and are unaffected by the data or address inputs. In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the D input and all other outputs are LOW. In the reset mode, all outputs are forced LOW and unaffected by the data or address inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Merkmale

KI-Übersetzung
  • Wide supply voltage range from 2.0 V to 6.0 V
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V)
  • Combined demultiplexer and 8-bit latch
  • Serial-to-parallel capability
  • Output from each storage bit available
  • Random (addressable) data entry
  • Easily expandable
  • Common reset input
  • Useful as a 3-to-8 active HIGH decoder
  • Input levels:
    • For 74HC259: CMOS level
    • For 74HCT259: TTL level
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and from -40 ℃ to +125 ℃