Images for reference only
EDA ModelsEasyEDA
Nexperia 74AUP2G86GS,115
| Manufacturer | |
| MPN | 74AUP2G86GS,115 |
| LCSC Part # | C546159 |
| Packaging | XSON-8(1x1.4) |
| Customer # | |
| Key Attributes | Schmitt trigger 800mV~3.6V 7.1ns@3.3V,30pF 500nA XSON-8(1x1.4) Gates and Inverters RoHS |
| Datasheet |  Nexperia 74AUP2G86GS,115 |
| RoHS Compliance | 1 documents available |
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x1.4) | |
| output type | - | |
| Input Type | Schmitt trigger | |
| Logic Family | 74AUP Series | |
| Voltage - Supply | 800mV~3.6V | |
| Output Logic Level - Low | - | |
| Propagation Delay | 7.1ns@3.3V,30pF | |
| Features | Local shutdown mode | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - Low | 700mV~900mV | |
| Input Logic Level - High | 1.6V~2V | |
| Output Logic Level - High | - | |
| Quiescent Current(Iq) | 500nA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 4mA | |
| Current - Output Low(IOL) | 4mA |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x1.4) | |
| output type | - | |
| Input Type | Schmitt trigger | |
| Logic Family | 74AUP Series | |
| Voltage - Supply | 800mV~3.6V | |
| Output Logic Level - Low | - | |
| Propagation Delay | 7.1ns@3.3V,30pF |
| Type | Description | |
|---|---|---|
| Features | Local shutdown mode | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - Low | 700mV~900mV | |
| Input Logic Level - High | 1.6V~2V | |
| Output Logic Level - High | - | |
| Quiescent Current(Iq) | 500nA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 4mA | |
| Current - Output Low(IOL) | 4mA |
Report an ErrorShow similar products (0) >
Introduction
AI Translation
The 74AUP2G86 provides the dual 2-input EXCLUSIVE-OR function. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.
Features
AI Translation
- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V), JESD8-11 (0.9 V to 1.65 V), JESD8-7 (1.2 V to 1.95 V), JESD8-5 (1.8 V to 2.7 V), JESD8-B (2.7 V to 3.6 V)
- Low static power consumption; ICC = 0.9 μA (maximum)
- Latch-up performance exceeds 100 mA per JESD78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10% of VCC
- IOFF circuitry provides partial Power-down mode operation
- ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃
- Low-power dual 2-input EXCLUSIVE-OR gate
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 1.0373 | $ 1.04 |
| 200+ | $ 0.4014 | $ 80.28 |
| 500+ | $ 0.3875 | $ 193.75 |
| 1,000+ | $ 0.3813 | $ 381.30 |
Standard Packaging5000/Full Reel | ||
Better price for more quantity?
$
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x1.4) | |
| output type | - | |
| Input Type | Schmitt trigger | |
| Logic Family | 74AUP Series | |
| Voltage - Supply | 800mV~3.6V | |
| Output Logic Level - Low | - | |
| Propagation Delay | 7.1ns@3.3V,30pF | |
| Features | Local shutdown mode | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - Low | 700mV~900mV | |
| Input Logic Level - High | 1.6V~2V | |
| Output Logic Level - High | - | |
| Quiescent Current(Iq) | 500nA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 4mA | |
| Current - Output Low(IOL) | 4mA |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | Nexperia | |
| Packaging | XSON-8(1x1.4) | |
| output type | - | |
| Input Type | Schmitt trigger | |
| Logic Family | 74AUP Series | |
| Voltage - Supply | 800mV~3.6V | |
| Output Logic Level - Low | - | |
| Propagation Delay | 7.1ns@3.3V,30pF |
| Type | Description | |
|---|---|---|
| Features | Local shutdown mode | |
| Operating Temperature | -40℃~+125℃ | |
| Input Logic Level - Low | 700mV~900mV | |
| Input Logic Level - High | 1.6V~2V | |
| Output Logic Level - High | - | |
| Quiescent Current(Iq) | 500nA | |
| Number of Channels | 2;2 | |
| Current - Output High(IOH) | 4mA | |
| Current - Output Low(IOL) | 4mA |
Report an ErrorShow similar products (0) >
Introduction
AI Translation
The 74AUP2G86 provides the dual 2-input EXCLUSIVE-OR function. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.
Features
AI Translation
- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V), JESD8-11 (0.9 V to 1.65 V), JESD8-7 (1.2 V to 1.95 V), JESD8-5 (1.8 V to 2.7 V), JESD8-B (2.7 V to 3.6 V)
- Low static power consumption; ICC = 0.9 μA (maximum)
- Latch-up performance exceeds 100 mA per JESD78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10% of VCC
- IOFF circuitry provides partial Power-down mode operation
- ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃
- Low-power dual 2-input EXCLUSIVE-OR gate
C546159 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | ROHS3 Compliant |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |