LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
MDD(Microdiode Semiconductor) 74LVC08APW product image
  • 74LVC08APW thumbnail 1
  • 74LVC08APW thumbnail 2
  • 74LVC08APW thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MDD(Microdiode Semiconductor) 74LVC08APWRoHS

Manufacturer
MPN
74LVC08APW
LCSC Part #
C54411084
Packaging
TSSOP-14L
Customer #
Key Attributes
1.65V~5.5V 3.3ns@4.5V,15pF 10nA TSSOP-14L Gates and Inverters RoHS
Datasheetpdf iconMDD(Microdiode Semiconductor) 74LVC08APW
In-Stock: 2,250
2,250 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.154$ 0.77
50+$ 0.1218$ 6.09
150+$ 0.108$ 16.20
500+$ 0.0908$ 45.40
2,500+$ 0.0832$ 208.00
5,000+$ 0.0786$ 393.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerMDD(Microdiode Semiconductor)
PackagingTSSOP-14L
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay3.3ns@4.5V,15pF
Output Logic Level - Low450mV;300mV;400mV;550mV
Input Logic Level - Low700mV;800mV
Features-
Operating Temperature-40℃~+125℃
Input Logic Level - High1.7V;2V
Output Logic Level - High1.2V;1.9V;2.2V;2.4V;3.8V
Quiescent Current(Iq)10nA
Current - Output High(IOH)-
Number of Channels4;2
Current - Output Low(IOL)-

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The 74LVC08A is a quad 2-input AND gate. Inputs can be driven by 3.3V or 5V devices. This feature allows use of these devices as translators in mixed 3.3V and 5V applications. Schmitt-trigger action on all inputs enables the circuit to tolerate slower input rise and fall times. The device is fully specified for partial power-down applications using IOFF. The IOFF circuit disables the outputs, preventing potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.2V to 5.5V
  • Input overvoltage tolerance up to 5.5V
  • CMOS low power consumption
  • Latch-up performance exceeds 250mA
  • Direct TTL-level interface
  • IOFF circuit for partial power-down mode operation
  • JEDEC standard compliant:
    • JESD8-7 (1.65V to 1.95V)
    • JESD8-5 (2.3V to 2.7V)
    • JESD8C (2.7V to 3.6V)
    • JESD36 (4.5V to 5.5V)
  • ESD protection:
    • HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000V
    • CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • Multiple package options