- Pinout
- Footprint
TI CD4025BF3A
| Manufacturer | |
| MPN | CD4025BF3A |
| LCSC Part # | C5217783 |
| Packaging | CDIP(J)-14 |
| Customer # | |
| Key Attributes | 5uA 3V~18V CDIP(J)-14 Gates and Inverters RoHS |
| Datasheet |  TI CD4025BF3A |
Products Specifications
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TI | |
| Packaging | CDIP(J)-14 | |
| Features | - | |
| Operating Temperature | -55℃~+125℃ | |
| Logic Family | 4000B Series | |
| Input Logic Level - High | 3.5V;7V;11V | |
| Input Logic Level - Low | 1.5V;3V;4V | |
| Output Logic Level - High | 4.95V;9.95V;14.95V | |
| Quiescent Current(Iq) | 5uA | |
| Voltage - Supply | 3V~18V | |
| Current - Output High(IOH) | - | |
| Number of Channels | 3;3 | |
| Output Logic Level - Low | 50mV | |
| Propagation Delay | 250ns@5V,50pF;120ns@10V,50pF;90ns@15V,50pF | |
| Current - Output Low(IOL) | - |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TI | |
| Packaging | CDIP(J)-14 | |
| Features | - | |
| Operating Temperature | -55℃~+125℃ | |
| Logic Family | 4000B Series | |
| Input Logic Level - High | 3.5V;7V;11V | |
| Input Logic Level - Low | 1.5V;3V;4V |
| Type | Description | |
|---|---|---|
| Output Logic Level - High | 4.95V;9.95V;14.95V | |
| Quiescent Current(Iq) | 5uA | |
| Voltage - Supply | 3V~18V | |
| Current - Output High(IOH) | - | |
| Number of Channels | 3;3 | |
| Output Logic Level - Low | 50mV | |
| Propagation Delay | 250ns@5V,50pF;120ns@10V,50pF;90ns@15V,50pF | |
| Current - Output Low(IOL) | - |
Introduction
CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR function and supplement the existing family of CMOS gates. All inputs and outputs are buffered. The CD4001B, CD4002B, and CD4025B types are supplied in 14 - lead hermetic dual - in - line ceramic packages (F3A suffix), 14 - lead dual - in - line plastic packages (E suffix), 14 - lead small - outline packages (M, MT, M96, and NSR suffixes), and 14 - lead thin shrink small - outline packages (PW and PWR suffixes).
Features
- Propagation delay time = 60 ns (typ.) at cL = 50 pF, VDD = 90 V
- Buffered inputs and outputs
- Standardized symmetrical output characteristics 700% tested for maximum quiescent current at 20 V
- 5 - V, 10 - V, and 15 - V parametric ratings
- Maximum input current of 1 μA at 18 V over full package - temperature range; 100 nA at VDD and 25°C
- Noise margin (over full package temperature range):
- 1 V at VDD = 5 V
- 2 V at VDD = 10 V
- 2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 26.8762 | $ 26.88 |
| 25+ | $ 25.765 | $ 644.13 |
Standard Packaging25/Full Tube | ||
Products Specifications
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TI | |
| Packaging | CDIP(J)-14 | |
| Features | - | |
| Operating Temperature | -55℃~+125℃ | |
| Logic Family | 4000B Series | |
| Input Logic Level - High | 3.5V;7V;11V | |
| Input Logic Level - Low | 1.5V;3V;4V | |
| Output Logic Level - High | 4.95V;9.95V;14.95V | |
| Quiescent Current(Iq) | 5uA | |
| Voltage - Supply | 3V~18V | |
| Current - Output High(IOH) | - | |
| Number of Channels | 3;3 | |
| Output Logic Level - Low | 50mV | |
| Propagation Delay | 250ns@5V,50pF;120ns@10V,50pF;90ns@15V,50pF | |
| Current - Output Low(IOL) | - |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TI | |
| Packaging | CDIP(J)-14 | |
| Features | - | |
| Operating Temperature | -55℃~+125℃ | |
| Logic Family | 4000B Series | |
| Input Logic Level - High | 3.5V;7V;11V | |
| Input Logic Level - Low | 1.5V;3V;4V |
| Type | Description | |
|---|---|---|
| Output Logic Level - High | 4.95V;9.95V;14.95V | |
| Quiescent Current(Iq) | 5uA | |
| Voltage - Supply | 3V~18V | |
| Current - Output High(IOH) | - | |
| Number of Channels | 3;3 | |
| Output Logic Level - Low | 50mV | |
| Propagation Delay | 250ns@5V,50pF;120ns@10V,50pF;90ns@15V,50pF | |
| Current - Output Low(IOL) | - |
Introduction
CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR function and supplement the existing family of CMOS gates. All inputs and outputs are buffered. The CD4001B, CD4002B, and CD4025B types are supplied in 14 - lead hermetic dual - in - line ceramic packages (F3A suffix), 14 - lead dual - in - line plastic packages (E suffix), 14 - lead small - outline packages (M, MT, M96, and NSR suffixes), and 14 - lead thin shrink small - outline packages (PW and PWR suffixes).
Features
- Propagation delay time = 60 ns (typ.) at cL = 50 pF, VDD = 90 V
- Buffered inputs and outputs
- Standardized symmetrical output characteristics 700% tested for maximum quiescent current at 20 V
- 5 - V, 10 - V, and 15 - V parametric ratings
- Maximum input current of 1 μA at 18 V over full package - temperature range; 100 nA at VDD and 25°C
- Noise margin (over full package temperature range):
- 1 V at VDD = 5 V
- 2 V at VDD = 10 V
- 2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
C5217783 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |