LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
MXIC MX25L12835FZ2I-10G product image
  • MX25L12835FZ2I-10G thumbnail 1
  • MX25L12835FZ2I-10G thumbnail 2
  • MX25L12835FZ2I-10G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MXIC MX25L12835FZ2I-10GRoHS

Manufacturer
MPN
MX25L12835FZ2I-10G
LCSC Part #
C504709
Packaging
WSON-8-EP(6x8)
Customer #
Key Attributes
3V 128M-BIT CMOS Serial Multi I/O Flash Memory
Datasheetpdf iconMXIC MX25L12835FZ2I-10G
In-Stock: 213
213 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 4.2901$ 4.29
10+$ 3.7133$ 37.13
30+$ 3.3715$ 101.15
100+$ 3.0248$ 302.48
480+$ 2.866$ 1375.68
960+$ 2.7931$ 2681.38
Standard Packaging480/Full Tray
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory
ManufacturerMXIC
PackagingWSON-8-EP(6x8)
Operating Temperature-40℃~+85℃
FeaturesWrite enable latch;Hardware write protection;Software write protection;Absolute write protection
Memory Size128Mbit
Voltage - Supply2.7V~3.6V
Program / Erase Cycles100,000 cycles
Clock Frequency104MHz
Data Retention - TDR (Year)20 Years
Block Erase Time(tBE)-
Write Cycle Time(tWC)-
Page Programming Time (Tpp)1.5ms
Standby Supply Current100uA
InterfaceSPI

Features

AI Translation
  • Supports Serial Peripheral Interface -- Mode 0 and Mode 3
  • Single Power Supply Operation - 2.7 to 3.6 volt for read, erase, and program operations
  • 128Mb: 134,217,728 x 1 bit structure or 67,108,864 x 2 bits (two I/O mode) structure or 33,554,432 x 4 bits (four I/O mode) structure
  • Protocol Support - Single I/O, Dual I/O and Quad I/O
  • Latch-up protected to 100mA from -1V to Vcc +1V
  • Fast read for SPI mode - Support clock frequency up to 133MHz for all protocols - Support Fast Read, 2READ, DREAD, 4READ, QREAD instructions. - Configurable dummy cycle number for fast read operation
  • Quad Peripheral Interface (QPI) available
  • Equal Sectors with 4K byte each, or Equal Blocks with 32K byte each or Equal Blocks with 64K byte each - Any Block can be erased individually
  • Programming : - 256byte page buffer - Quad Input/Output page program(4PP) to enhance program performance
  • Typical 100,000 erase/program cycles
  • 20 years data retention
  • Input Data Format - 1-byte Command code
  • Advanced Security Features - Block lock protection The BP0 - BP3 and T/B status bit defines the size of the area to be protection against program and erase instructions - Advanced sector protection function (Solid and Password Protect)
  • Additional 4K bit security OTP - Features unique identifier - factory locked identifiable, and customer lockable
  • Command Reset
  • Program/Erase Suspend and Resume operation Electronic Identification - JEDEC 1 - byte manufacturer ID and 2 - byte device ID - RES command for 1 - byte Device ID - REMS command for 1 - byte manufacturer ID and 1 - byte device ID
  • Support Serial Flash Discoverable Parameters (SFDP) mode
  • SCLK Input - Serial clock input
  • SI/SIO0 - Serial Data Input or Serial Data Input/Output for 2 x 1/0 read mode and 4 x 1/0 read mode
  • SO/SIO1 - Serial Data Output or Serial Data Input/Output for 2 x 1/0 read mode and 4 x 1/0 read mode
  • WP#/SIO2 - Hardware write protection or serial data Input/Output for 4 x 1/0 read mode
  • RESET#/SIO3 - Hardware Reset pin or Serial input & Output for 4 x 1/0 read mode
  • PACKAGE - 8 - pin SOP (200mil) - 16 - pin SOP (300mil) - 8 - land WSON (6x5mm) - 8 - land WSON (8x6mm) - All devices are RoHS Compliant and Halogen - free