LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC1G00GX product image
  • EM74LVC1G00GX thumbnail 1
  • EM74LVC1G00GX thumbnail 2
  • EM74LVC1G00GX thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC1G00GXRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC1G00GX
LCSC Part #
C49188161
Packaging
DFN-4L(0.8x0.8)
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 3.8ns@5.5V,50pF 4uA DFN-4L(0.8x0.8) Gates and Inverters RoHS
Datasheetpdf iconEnergyMath EM74LVC1G00GX
In-Stock: 100
100 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.0887$ 0.44
50+$ 0.0695$ 3.48
150+$ 0.0599$ 8.99
500+$ 0.0527$ 26.35
3,000+$ 0.047$ 141.00
6,000+$ 0.0441$ 264.60
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingDFN-4L(0.8x0.8)
output type-
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Output Logic Level - Low100mV
Propagation Delay3.8ns@5.5V,50pF
Input Logic Level - Low700mV;800mV
Input Logic Level - High1.7V;2V
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Operating Temperature-40℃~+125℃
Output Logic Level - High-
Quiescent Current(Iq)4uA
Current - Output High(IOH)24mA
Number of Channels1;2
Current - Output Low(IOL)24mA
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The EM74LVC1G00 is a single 2-input NAND gate. Its inputs can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V environments. Schmitt-trigger action on all inputs enables the circuit to tolerate slower input rise and fall times. The device is fully specified for partial-power-down applications using IOFF. The IOFF circuit disables the outputs, preventing potentially destructive backflow current when the device is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65V~5.5V
  • Input overvoltage tolerance up to 5.5V
  • High noise immunity
  • CMOS low power consumption
  • IOFF circuitry for partial power-down mode operation
  • ±24mA output drive capability (VCC=3.0V)
  • Latch-up performance exceeds 100mA
  • Direct TTL-level interface compatible
  • Compliant with JEDEC standards: JESD8-7 (1.65V~1.95V), JESD8-5 (2.3V~2.7V), JESD8C (2.7V~3.6V), JESD36 (4.5V~5.5V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000V; MM JESD22-A115C Class C exceeds 550V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • Multiple package options