LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
EnergyMath EM74LVC1G06GW product image
  • EM74LVC1G06GW thumbnail 1
  • EM74LVC1G06GW thumbnail 2
  • EM74LVC1G06GW thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC1G06GWRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC1G06GW
LCSC Part #
C49188152
Packaging
SOT-353
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 3ns@5.5V,50pF 1 4uA SOT-353 Gates and Inverters RoHS
Datasheetpdf iconEnergyMath EM74LVC1G06GW
In-Stock: 100
100 In stock, ships now
Minimum: 10Multiple: 10Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
10+$ 0.0511$ 0.51
100+$ 0.04$ 4.00
300+$ 0.0345$ 10.35
3,000+$ 0.0304$ 91.20
6,000+$ 0.0271$ 162.60
9,000+$ 0.0254$ 228.60
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingSOT-353
output typeOpen-drain
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Output Logic Level - Low700mV;450mV;600mV;800mV
Propagation Delay3ns@5.5V,50pF
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - High1.7V;2V
Input Logic Level - Low700mV;800mV
Operating Temperature-40℃~+125℃
Number of Circuits1
Output Logic Level - High-
Quiescent Current(Iq)4uA
Current - Output High(IOH)-
Current - Output Low(IOL)24mA

Introduction

AI Translation

The EM74LVC1G06 is a single inverter with open-drain output. Its input can be driven by 3.3V or 5V devices, enabling it to function as a level translator in mixed 3.3V/5V environments. All inputs incorporate Schmitt-trigger action, making the circuit tolerant of slower input rise and fall times. The device is fully specified for partial power-down applications using IOFF. The IOFF circuit disables the output when the device is powered down, preventing damaging reverse current flow through the device.

Features

AI Translation
  • Wide supply voltage range: 1.65V to 5.5V
  • Input overvoltage tolerance up to 5.5V
  • High noise immunity
  • CMOS low power consumption
  • IOFF circuit for partial power-down mode operation
  • ±24 mA output drive capability (VCC = 3.0V)
  • Latch-up performance exceeds 100 mA
  • Direct TTL-level interface compatible
  • Compliant with JEDEC standards: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V; MM JESD22-A115C Class C exceeds 550 V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options
  • Open-drain output inverter