LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
5% OFF
XBLW SN74LS259N(XBLW) product image
  • SN74LS259N(XBLW) thumbnail 1
  • SN74LS259N(XBLW) thumbnail 2
  • SN74LS259N(XBLW) thumbnail 3
  • Pinout
  • Footprint
Images for reference only

XBLW SN74LS259N(XBLW)RoHS

Manufacturer
XBLWAsian Brands
MPN
SN74LS259N(XBLW)
LCSC Part #
C47021212
Packaging
DIP-16
Customer #
Key Attributes
8-bit addressable latch
Datasheetpdf iconXBLW SN74LS259N(XBLW)
In-Stock: 1,085
1,085 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.7119$ 0.6764$ 0.68
10+$ 0.5761$ 0.5473$ 5.47
25+$ 0.5089$ 0.4835$ 12.09
100+$ 0.4418$ 0.4198$ 41.98
500+$ 0.4028$ 0.3827$ 191.35
1,000+$ 0.3809$ 0.3619$ 361.90
Standard Packaging25/Full Tube
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Latches
ManufacturerXBLW
PackagingDIP-16
Quiescent Current8uA
Series74LS
Logic TypeAddressable Latch
Voltage - Supply2V~6V
Output Type-
Operating Temperature-20℃~+85℃
Current - Output Low(IOL)-
Setup Time7ns
Current - Output High(IOH)-
Number of Gates8
Hold Time0ns;2ns
Propagation Delay17ns

Introduction

AI Translation

The SN74LS259 is an 8-bit addressable latch. The device features four operating modes. In the addressable latch mode, data at the D input is written into the latch addressed by the A0 through A3 inputs. The addressed latch follows the data input, while unaddressed latches retain their previous states. In the memory mode, all latches retain their previous states regardless of data or address inputs. In the 3-line-to-8-line decoding or demultiplexing mode, the addressed output follows the D input while all other outputs are held low. In the reset mode, all outputs are forced low regardless of data or address inputs. The inputs include clamp diodes, which allow the use of current-limiting resistors to interface inputs to voltages exceeding VCC.

Features

AI Translation
  • Combined demultiplexer and 8-bit latch
  • Serial-to-parallel conversion capability
  • Individual output access for each storage bit
  • Random (addressable) data input
  • Easy cascade expansion
  • Common reset input
  • Usable as 3-line to 8-line active-high decoder
  • Operating temperature range: -20°C ~ +85°C
  • Package options: DIP-16 / SOP-16 / TSSOP-16