LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TERMINUS FE2.1-CQFP48A product image
  • FE2.1-CQFP48A thumbnail 1
  • FE2.1-CQFP48A thumbnail 2
  • FE2.1-CQFP48A thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TERMINUS FE2.1-CQFP48ARoHS

Manufacturer
TERMINUSAsian Brands
MPN
FE2.1-CQFP48A
LCSC Part #
C39693
Packaging
LQFP-48(7x7)
Customer #
Key Attributes
USB 2.0 7-Port Hub
Datasheetpdf iconTERMINUS FE2.1-CQFP48A
In-Stock: 8,054
8,054 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 2.0503$ 2.05
10+$ 1.7118$ 17.12
30+$ 1.5019$ 45.06
250+$ 1.2562$ 314.05
500+$ 1.1586$ 579.30
1,000+$ 1.1163$ 1116.30
Standard Packaging250/Full Tray
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Interface Controllers
ManufacturerTERMINUS
PackagingLQFP-48(7x7)
Operating Temperature0℃~+70℃
Voltage - Supply4.5V~5.5V;3V~3.6V;1.62V~1.98V
Number of ports7
Applications FunctionUSB Hub
Data Rate480Mbps
USB ProtocolUSB 2.0
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The FE2.1 is a highly integrated, high quality, high performance, low power consumption, yet low cost solution for USB 2.0 High Speed 7-Port Hub. It adopts Multiple Transaction Translator (MTT) architecture to explore the maximum possible throughput. Six, instead of two, non-periodic transaction buffers are used to minimize potential traffic jamming. The whole design is based on statemachine-control to reduce the response delay time; no micro controller is used in this chip.

Features

AI Translation
  • To guarantee high quality, the whole chip is covered by Test Scan Chain – include even on the high speed (480MHz) modules, so that all the logic components could be fully tested before shipping.
  • Special BuildIn-Self-Test mode is designed to exercise all high, full, and low speed Analog Front End (AFE) components in the packaging and testing stages as well.
  • Low power consumption is achieved by using 0.18μm technology and comprehensive power/clock control mechanism. Most part of the chip will not be clocked unless needed.
  • Low power consumption: 155 mA when seven downstream facing ports enabled in High-Speed mode; 66 mA when one downstream facing port enabled in High-Speed mode.
  • Fully compliant with Universal Serial Bus Specification Revision 2.0 (USB 2.0).
  • Upstream facing port supports High-Speed (480MHz) and FullSpeed (12MHz) modes.
  • 7 downstream facing ports support High-Speed (480MHz), Full-Speed (12MHz), and Low-Speed (1.5MHz) modes.
  • Integrated USB 2.0 Transceivers.
  • Integrated upstream 1.5KΩ pull-up, downstream 15KΩ pull-down, and serial resistors.
  • Integrated 5V to 3.3V and 1.8V regulator.
  • Integrated Power-On-Reset circuit.
  • Integrated 12MHz Oscillator with feedback resistor and crystal load capacitor.
  • Integrated 12MHz-to-480MHz Phase Lock Loop (PLL).
  • Multiple Transaction Translators (MTT): One TT for each downstream port.
  • Alternate Interface 0 for Single-TT, and Alternate Interface 1 for Multiple-TT.
  • Each TT could handle 64 periodic StartSplit transactions, 32 periodic Complete-Split transactions, and 6 none-periodic transactions.
  • Support self-power Mode only.
  • Board configured options: Ganged or Individual Power Control Mode select; Global, Multiple Gangs, or Individual Over-Current Protection Mode select; Removable or Non-Removable Downstream Devices configuration; Number of Downstream Ports.
  • EEPROM configured options: Vendor ID, Product ID, & Device Release Number; Removable or Non-Removable Downstream Devices configuration; Serial Number; and Number of Downstream Ports.
  • Comprehensive status Indicators support: Standard downstream port status indicators (Green and Amber LED control for each downstream port); Hub Active/Suspend indicator LED.