LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Infineon/CYPRESS CY7C68053-56BAXIT product image
Images for reference only

Infineon/CYPRESS CY7C68053-56BAXITRoHS

Manufacturer
MPN
CY7C68053-56BAXIT
LCSC Part #
C2952790
Packaging
VFBGA-56
Customer #
Key Attributes
51 Series 56 VFBGA-56 Microcontrollers RoHS
Datasheetpdf iconInfineon/CYPRESS CY7C68053-56BAXIT
In-Stock: 3
3 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 33.7854$ 33.79
30+$ 32.0873$ 962.62
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/Microcontrollers
ManufacturerInfineon/CYPRESS
PackagingVFBGA-56
Operating Temperature-40℃~+85℃
Program Memory TypeROMless
Voltage - Supply1.71V~1.89V
CPU Core51 Series
Number of I/O56

Introduction

AI Translation

MoBL-USB FX2LP18 (CY7C68053) is a low voltage (1.8 V) version of the EZ-USB FX2LP (CY7C68013A), which is a highly integrated, low power USB 2.0 microcontroller. By integrating the USB 2.0 transceiver, serial interface engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, it provides a very cost effective solution that offers superior time-to-market advantages with low power to enable bus powered applications. The ingenious architecture results in data transfer rates of over 53 Mbytes per second, the maximum allowable USB 2.0 bandwidth, while still using a low cost 8051 microcontroller in a package.

Features

AI Translation
  • USB 2.0 9 V USB-IF high speed and full speed compliant (TID# 40000188)
  • Single-chip integrated USB 2.0 transceiver, smart SIE, and enhanced 8051 microprocessor
  • Ultra low power
  • Suspend current: 20 μA (typical)
  • Software: 8051 Code runs from: Internal RAM, which is loaded from EEPROM
  • 16 kBytes of on-chip code/data RAM
  • Four programmable BULK/INTERRUPT/ISOCHRONOUS endpoints
  • Buffering options: double, triple, and quad
  • Additional Programmable (BULK/INTERRUPT) 64-Byte Endpoint
  • 8 or 16-Bit External Data Interface
  • Smart Media Standard ECC Generation
  • GPIF (General Programmable Interface)
    • Allows direct connection to most parallel interface
    • Programmable waveform descriptors and configuration registers to define waveforms
    • Supports multiple Ready and Control outputs
  • Integrated, Industry Standard Enhanced 8051
    • 48 MHz, 24 MHz, or 12 MHz CPU operation
    • Four clocks per instruction cycle
    • Three counter/timers
    • Expanded interrupt system
    • Two data pointers
  • 1.8 V Core Operation
  • 1.8 or 3.3 V I/O Operation
  • Vectored USB Interrupts and GPIF/FIFO Interrupts
  • Separate Data Buffers for Setup and Data Portions of a CONTROL Transfer
  • Integrated I²C Controller, runs at 100 or 400 kHz
  • Four Integrated FIFOs
    • Integrated glue logic and FIFOs lower system cost
    • Automatic conversion to and from 16-bit buses
    • Master or slave operation
    • Uses external clock or asynchronous strobes
    • Easy interface to ASIC and DSP ICs
  • Available in Industrial Temperature Grade
  • Available in one Pb-free Package with up to 24 GPIOs
    • 56-pin VFBGA (24 GPIOs)

Applications

AI Translation
  • cell phone
  • smart phones
  • PDAs
  • MP3 players