LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Infineon/CYPRESS S25FS512SAGMFI011 product image
  • S25FS512SAGMFI011 thumbnail 1
  • S25FS512SAGMFI011 thumbnail 2
  • S25FS512SAGMFI011 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Infineon/CYPRESS S25FS512SAGMFI011RoHS

Manufacturer
MPN
S25FS512SAGMFI011
LCSC Part #
C2909900
Packaging
SOIC-16-300mil
Customer #
Key Attributes
512 Mb, 1.8 V Serial Peripheral Interface with Multi-I/O Flash
Datasheetpdf iconInfineon/CYPRESS S25FS512SAGMFI011
In-Stock: 1
1 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 7.6093$ 7.61
10+$ 7.2769$ 72.77
47+$ 6.3986$ 300.73
94+$ 6.2285$ 585.48
Standard Packaging47/Full Tube
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory
ManufacturerInfineon/CYPRESS
PackagingSOIC-16-300mil
Operating Temperature-40℃~+85℃
FeaturesWrite enable latch;Power-on reset;Hardware write protection;Software write protection;Absolute write protection;ECC error correction
Memory Size512Mbit
Voltage - Supply1.7V~2V
Program / Erase Cycles100,000 cycles
Clock Frequency133MHz
Data Retention - TDR (Year)20 Years
Block Erase Time(tBE)-
Write Cycle Time(tWC)-
Page Programming Time (Tpp)-
Standby Supply Current0.07mA
InterfaceSPI

Features

AI Translation
  • Serial Peripheral Interface (SPI) with Multi-I/O
    • SPI Clock polarity and phase modes 0 and 3
    • Double Data Rate (DDR) option
    • Extended Addressing – 24 or 32-bit address options
    • Serial Command subset and footprint compatible with S25FL-A, S25FL-K, S25FL-P, and S25FL-S SPI families
    • Multi I/O Command subset and footprint compatible with S25FL-P, and S25FL-S SPI families
  • Read
    • Commands: Normal, Fast, Dual I/O, Quad I/O, DDR Quad I/O
    • Modes: Burst Wrap, Continuous (XIP), QPI
    • Serial Flash Discoverable Parameters (SFDP) and Common Flash Interface (CFI), for configuration information
  • Program
    • 256 or 512 Bytes Page Programming buffer
    • Program suspend and resume
    • Automatic Error Checking and Correction (ECC) – internal hardware ECC with single bit error correction
  • Erase
    • Hybrid sector option
      • Physical set of eight 4-KB sectors and one 224-KB sector at the top or bottom of address space with all remaining sectors of 256-KB
    • Uniform sector option
      • Uniform 256-KB blocks
    • Erase suspend and resume
    • Erase status evaluation
  • Cycling Endurance
    • 100,000 Program-Erase Cycles, minimum
  • Security Features
    • One Time Program (OTP) array of 1024 bytes
    • Block Protection:
      • Status Register bits to control protection against program or erase of a contiguous range of sectors
      • Hardware and software control options
    • Advanced Sector Protection (ASP)
      • Individual sector protection controlled by boot code or password
      • Option for password control of read access
  • Technology
    • Cypress 65-nm MirrorBit Technology with Eclipse Architecture
  • Supply Voltage: 1.7 V to 2.0 V
  • Temperature Range / Grade
    • Industrial: -40°C to +85°C
    • Industrial Plus: -40°C to +105°C
    • Automotive, AEC-Q100 Grade 3: -40°C to +85°C
    • Automotive, AEC-Q100 Grade 2: -40°C to +105°C
    • Automotive, AEC-Q100 Grade 1: -40°C to +125°C
  • Packages (all Pb-free)
    • 16-lead SOIC 300 mil (SO3016)
    • WSON 6×8 mm (WNH008)
    • BGA-24 6×8 mm
      • 5×5 ball (FAB024) footprint
    • Known Good Die and Known Tested Die