LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI SN74LV4046ANSR product image
  • SN74LV4046ANSR thumbnail 1
  • SN74LV4046ANSR thumbnail 2
  • SN74LV4046ANSR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74LV4046ANSRRoHS

Manufacturer
TI
MPN
SN74LV4046ANSR
LCSC Part #
C2878771
Packaging
SO-16-208mil
Customer #
Key Attributes
3V~5.5V 24MHz 3 SO-16-208mil Clock Generators, PLLs, Frequency Synthesizers RoHS
Datasheetpdf iconTI SN74LV4046ANSR
In-Stock: 10
10 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 2.118$ 2.12
10+$ 2.0629$ 20.63
30+$ 2.0272$ 60.82
100+$ 1.9916$ 199.16
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Clock/Timing/Clock Generators, PLLs, Frequency Synthesizers
ManufacturerTI
PackagingSO-16-208mil
Operating Temperature-40℃~+125℃
Clock/OscillatorExternal
Voltage - Supply3V~5.5V
Output Frequency(Max)24MHz
Period Jitter, Peak-to-Peak-;-
Phase OffsetNot supported
FeaturesOn-chip VCO/DCO;Built-in phase-locked loop
Input-
Output Level-
Phase Jitter-
Number of Outputs3
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The SN74LV4046A is a high-speed silicon-gate CMOS device that is pin compatible with the CD4046B and the CD74HC4046. The device is specified in compliance with JEDEC Std 7. The SN74LV4046A is a phase-locked loop (PLL) circuit that contains a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2, and PC3). A signal input and a comparator input are common to each comparator. The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive lowpass filter, the SN74LV4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear operational amplifier techniques. Various applications include telecommunications, digital phase-locked loop and signal generators.

Features

AI Translation
  • ESD Protection Exceeds JESD 22 2000-V Human Body Model (A114-A) 1000-V Charged-Device Model (C101)
  • Choice of Three Phase Comparators
    • Exclusive OR Edge-Triggered J-K Flip-Flop
    • Edge-Triggered RS Flip-Flop
  • Excellent VCO Frequency Linearity
  • VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
  • Optimized Power-Supply Voltage Range From 3 V to 5.5 V
  • Wide Operating Temperature Range From -40°C to +125°C
  • Latch-Up Performance Exceeds 250 mA Per JESD 17

Applications

AI Translation
  • Telecommunications
  • Signal Generators
  • Digital Phase-Locked Loop