LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI CD4025BM96 product image
  • CD4025BM96 thumbnail 1
  • CD4025BM96 thumbnail 2
  • CD4025BM96 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI CD4025BM96RoHS

Manufacturer
TI
MPN
CD4025BM96
LCSC Part #
C2878715
Packaging
SOIC-14
Customer #
Key Attributes
CMOS NOR Gates
Datasheetpdf iconTI CD4025BM96
In-Stock: 78
78 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.707$ 0.71
10+$ 0.6033$ 6.03
30+$ 0.5303$ 15.91
100+$ 0.4703$ 47.03
500+$ 0.4525$ 226.25
1,000+$ 0.4411$ 441.10
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTI
PackagingSOIC-14
Features-
Input Logic Level - High3.5V~11V
Input Logic Level - Low1.5V~4V
Operating Temperature-55℃~+125℃
Logic Family4000B Series
Output Logic Level - High4.95V;9.95V;14.95V
Quiescent Current(Iq)1uA
Voltage - Supply3V~18V
Number of Channels3;3
Current - Output High(IOH)3.4mA
Output Logic Level - Low50mV
Propagation Delay90ns@15V,50pF
Current - Output Low(IOL)3.4mA
Report an ErrorShow similar products (0) >

Introduction

AI Translation

CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR function and supplement the existing family of CMOS gates. All inputs and outputs are buffered. The CD4001B, CD4002B, and CD4025B types are supplied in 14 - lead hermetic dual - in - line ceramic packages (F3A suffix), 14 - lead dual - in - line plastic packages (E suffix), 14 - lead small - outline packages (M, MT, M96, and NSR suffixes), and 14 - lead thin shrink small - outline packages (PW and PWR suffixes).

Features

AI Translation
  • Propagation delay time = 60 ns (typ.) at cL = 50 pF, VDD = 90 V
  • Buffered inputs and outputs
  • Standardized symmetrical output characteristics 700% tested for maximum quiescent current at 20 V
  • 5 - V, 10 - V, and 15 - V parametric ratings
  • Maximum input current of 1 μA at 18 V over full package - temperature range; 100 nA at VDD and 25°C
  • Noise margin (over full package temperature range):
    • 1 V at VDD = 5 V
    • 2 V at VDD = 10 V
    • 2.5 V at VDD = 15 V
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"