LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74AVC24T245NMUR product image
Images for reference only

TI SN74AVC24T245NMURRoHS

Manufacturer
MPN
SN74AVC24T245NMUR
LCSC Part #
C2873222
Packaging
NFBGA-83
Customer #
Key Attributes
24-bit dual-supply bus transceiver with configurable voltage translation and tri-state outputs
Datasheetpdf iconTI SN74AVC24T245NMUR
In-Stock: 84
84 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 3.44$ 3.44
10+$ 2.9549$ 29.55
30+$ 2.666$ 79.98
100+$ 2.3723$ 237.23
500+$ 2.2377$ 1118.85
1,000+$ 2.1776$ 2177.60
Standard Packaging1000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingNFBGA-83
Voltage - Supply1.2V~3.6V;1.2V~3.6V
Output Signal-
Input Signal-
Output TypeTri-State
Channel TypeBidirectional
FeaturesPower-off protection;Output enable high-impedance
Number of Elements6
Number of Gates24

Introduction

AI Translation

This 24-bit non-inverting bus transceiver uses two separate configurable power rails. Optimized to operate with VCCA/VCCB set within the range of 1.4V to 3.6V. The device can operate with VCCA/VCCB as low as 1.2V. Port A is designed to track VCCA, which supports any supply voltage from 1.2V to 3.6V. Port B is designed to track VCCB, which accepts any supply voltage from 1.2V to 3.6V, enabling universal low-voltage bidirectional translation between the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

Designed for asynchronous communication between data buses. Based on the logic level at the direction control (DIR) input, the device transfers data from the A bus to the B bus, or from the B bus to the A bus. The output enable (OE) input can be used to disable the outputs, effectively isolating the buses.

Designed so that the control pins (1DIR, 2DIR, 3DIR, 4DIR, 5DIR, 6DIR, 1OE, 2OE, 3OE, 4OE, 5OE, and 6OE) are powered by VCCA.

Features

AI Translation
  • Control input level VI_H/VI_L referenced to V_CCA voltage
  • V_CC isolation feature — if any V_CC input is at GND, all outputs are high-impedance
  • Over-voltage tolerant I/Os enable mixed-voltage data communication
  • Fully configurable dual-rail design supporting full supply voltage range of 1.2V to 3.6V on each port
  • I_off supports partial power-down mode operation
  • I/Os withstand up to 4.6V
  • Maximum data rate:
    • 380Mbps (1.8V to 3.3V translation)
    • 200Mbps (below 1.8V to 3.3V translation)
    • 200Mbps (translation to 2.5V or 1.8V)
    • 150Mbps (translation to 1.5V)
    • 100Mbps (translation to 1.2V)
  • Latch-up performance exceeds 100mA per JESD 78 Class II
  • ESD protection exceeds JESD 22 requirements:
    • 8000V Human Body Model (A114-A)
    • 200V Machine Model (A115-A)
    • 1000V Charged Device Model (C101)
  • The device fully meets specifications for partial power-down applications using I_off. The I_off circuit disables the outputs, preventing destructive back-current flow from the device when powered down.

Applications

AI Translation
  • Consumer Electronics
  • Industrial
  • Enterprise Telecommunications