LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI CD4023BPWR product image
  • CD4023BPWR thumbnail 1
  • CD4023BPWR thumbnail 2
  • CD4023BPWR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI CD4023BPWRRoHS

Manufacturer
TI
MPN
CD4023BPWR
LCSC Part #
C2871275
Packaging
TSSOP-14
Customer #
Key Attributes
CMOS NAND GATES High-Voltage Types
Datasheetpdf iconTI CD4023BPWR
In-Stock: 5
5 In stock, ships now
Minimum: 5Multiple: 5Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.3043$ 1.52
50+$ 0.2417$ 12.09
150+$ 0.2112$ 31.68
500+$ 0.184$ 92.00
2,000+$ 0.1765$ 353.00
4,000+$ 0.172$ 688.00
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTI
PackagingTSSOP-14
Features-
Input Logic Level - High3.5V~11V
Operating Temperature-55℃~+125℃
Input Logic Level - Low1.5V~4V
Logic Family4000B Series
Output Logic Level - High4.95V;9.95V;14.95V
Quiescent Current(Iq)1uA
Voltage - Supply3V~18V
Number of Channels3;3
Current - Output High(IOH)3.4mA
Output Logic Level - Low50mV
Propagation Delay90ns@15V,50pF
Current - Output Low(IOL)3.4mA
Report an ErrorShow similar products (0) >

Introduction

AI Translation

CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMoS gates. All inputs and outputs are buffered. The CD4011B, CD4012B, and CD4023B types are supplied in 14 - lead hermetic dual - in - line ceramic packages (F3A suffix), 14 - lead dual - in - line plastic packages (E suffix), 14 - lead small - outline packages (M, MT, M96, and NSR suffixes), and 14 - lead thin shrink small - outline packages (PWR suffix). The CD4011B and CD4023B types also are supplied in 14 - lead thin shrink small - outline packages (PW suffix).

Features

AI Translation
  • Propagation delay time = ±50 ns (typ.) at cL = 50 pF, VDD = 10 V
  • Buffered inputs and outputs
  • Standardized symmetrical output characteristics
  • Maximum input current of ±1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
  • 100% tested for quiescent current at 20 V
  • 5 - V, 10 - V, and 15 - V parametric ratings
  • Noise margin (over full package temperature range):
    • 1 V at VDD = 5 V
    • 2 V at VDD = 10 V
    • 2.5 V at VDD = 15 V
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOs Devices"