LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
MXIC MX25L25645GZ2I-08G product image
  • MX25L25645GZ2I-08G thumbnail 1
  • MX25L25645GZ2I-08G thumbnail 2
  • MX25L25645GZ2I-08G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MXIC MX25L25645GZ2I-08GRoHS

Manufacturer
MXIC
MPN
MX25L25645GZ2I-08G
LCSC Part #
C2802978
Packaging
WSON-8-EP(6x8)
Customer #
Key Attributes
CMOS Serial Multi I/O Flash Memory
Datasheetpdf iconMXIC MX25L25645GZ2I-08G
In-Stock: 3,013
3,013 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 7.6615$ 7.66
10+$ 6.8174$ 68.17
30+$ 6.3168$ 189.50
100+$ 5.8097$ 580.97
500+$ 5.5748$ 2787.40
1,000+$ 5.4695$ 5469.50
Standard Packaging4000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory
ManufacturerMXIC
PackagingWSON-8-EP(6x8)
Operating Temperature-40℃~+85℃
FeaturesWrite enable latch;Power-on reset;Hardware write protection;Software write protection;Absolute write protection
Memory Size256Mbit
Voltage - Supply2.7V~3.6V
Program / Erase Cycles100,000 cycles
Clock Frequency120MHz
Data Retention - TDR (Year)20 Years
Block Erase Time(tBE)-
Write Cycle Time(tWC)-
Page Programming Time (Tpp)-
Standby Supply Current150uA
InterfaceSPI
Report an ErrorShow similar products (0) >

Features

AI Translation
  • Supports Serial Peripheral Interface -- Mode 0 and Mode 3
  • Single Power Supply Operation - 2.7 to 3.6 volts for read, erase, and program operations
  • 268,435,456×1 bit structure or 134,217,728×2 bits (two I/O mode) structure or 67,108,864×4 bits (four I/O mode) structure
  • Protocol Support - Single I/O, Dual I/O and Quad I/O
  • Latch-up protected to 100mA from -1V to Vcc + 1V
  • Low Vcc write inhibit is from 1.5V to 2.5V
  • Fast read for SPI mode - Supports clock frequencies up to 133MHz for all protocols - Supports Fast Read, 2READ, DREAD, 4READ, QREAD instructions - Supports DTR (Double Transfer Rate) Mode - Configurable dummy cycle number for fast read operation
  • Supports Performance Enhance Mode - XIP (execute-in-place)
  • Quad Peripheral Interface (QPI) available
  • Equal 4K byte sectors, or Equal Blocks with 32K bytes or 64K bytes each - Any Block can be erased individually
  • Programming: - 256byte page buffer - Quad Input/Output page program(4PP) to enhance program performance
  • Typical 100,000 erase/program cycles
  • 20 years data retention
  • Input Data Format: 1-byte Command code
  • Advanced Security Features: Block lock protection