LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74LVT244BNSR product image
  • SN74LVT244BNSR thumbnail 1
  • SN74LVT244BNSR thumbnail 2
  • SN74LVT244BNSR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74LVT244BNSRRoHS

Manufacturer
MPN
SN74LVT244BNSR
LCSC Part #
C2675848
Packaging
SO-20-208mil
Customer #
Key Attributes
2.7V~3.6V 8 2 2.1ns@3.3V,50pF 190uA SO-20-208mil Buffers, Drivers, Receivers, Transceivers RoHS
Datasheetpdf iconTI SN74LVT244BNSR
In-Stock: 10
10 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 1.3781$ 1.38
10+$ 1.3454$ 13.45
30+$ 1.3251$ 39.75
100+$ 1.3033$ 130.33
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingSO-20-208mil
Current - Output High(IOH)32mA
Input type-
Series74LVT
Voltage - Supply2.7V~3.6V
Output TypeTri-State
Current - Output Low(IOL)64mA
Number of Bits per Element8
Channel TypeUnidirectional
FeaturesPower-off isolation;Output enable;Hot-swap support
Number of Elements2
Propagation Delay2.1ns@3.3V,50pF
Quiescent Current190uA

Introduction

AI Translation

This octal buffer and line driver is designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. The SN74LVT244B is organized as two 4-bit line drivers with separate output-enable (OE) inputs. When OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Features

AI Translation
  • Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
  • Supports Unregulated Battery Operation Down to 2.7 V
  • Typical V0LP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25℃
  • Ioff and Power-Up 3-State Support Hot Insertion
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)