- Pinout
- Footprint
Hangzhou Ruimeng Tech MS90C386B
| Manufacturer | Hangzhou Ruimeng TechAsian Brands |
| MPN | MS90C386B |
| LCSC Part # | C231931 |
| Packaging | TSSOP-56-6.1mm |
| Customer # | |
| Key Attributes | MS90C386 +3.3V 175MHz 24bit Flat Panel Display (FPD) LVDS Signal Receiver |
| Datasheet |  Hangzhou Ruimeng Tech MS90C386B |
Products Specifications
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers | |
| Manufacturer | Hangzhou Ruimeng Tech | |
| Packaging | TSSOP-56-6.1mm | |
| Voltage - Supply | 3.3V | |
| Type | Receiver | |
| Data Rate | 1.225Gbps | |
| Operating Temperature | -40℃~+85℃ | |
| Number of Drivers | 0 | |
| Features | Low power standby / automatic shutdown on failure | |
| Level Standard | LVDS | |
| Number of Receivers | 4 |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers | |
| Manufacturer | Hangzhou Ruimeng Tech | |
| Packaging | TSSOP-56-6.1mm | |
| Voltage - Supply | 3.3V | |
| Type | Receiver | |
| Data Rate | 1.225Gbps |
| Type | Description | |
|---|---|---|
| Operating Temperature | -40℃~+85℃ | |
| Number of Drivers | 0 | |
| Features | Low power standby / automatic shutdown on failure | |
| Level Standard | LVDS | |
| Number of Receivers | 4 |
Introduction
The MS90C386 converts 4-channel LVDS signals into 28-bit TTL data. The clock channel and data channels are input in parallel. At a clock frequency of 175MHz, 24-bit RGB data, 3-bit LCD timing data, and 1-bit control data are transmitted at 1225Mbps per LVDS data channel. At an input clock frequency of 175MHz, the data transfer rate is 612.5Mbytes/sec. Paired with the MS90C385, this chip is an ideal solution for addressing EMI and cable length issues associated with high-bandwidth, high-speed TTL signal interfaces.
Features
- Frequency range: 20 - 175MHz clock signal
- Reduced bus lines lower wiring size and cost
- 3.3V supply voltage
- Low-power mode
- Supports VGA, SVGA, XGA, SXGA
- 4.90Gbps data throughput
- 612.5Megabytes/sec bandwidth
- Reduced LVDS swing for lower EMI (300mV LVDS swing)
- PLL requires no external components
- Compliant with TIA/EIA-644 LVDS standard
- TSSOP56 package
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 0.8793 | $ 0.88 |
| 10+ | $ 0.7044 | $ 7.04 |
| 30+ | $ 0.617 | $ 18.51 |
| 100+ | $ 0.5296 | $ 52.96 |
| 500+ | $ 0.4777 | $ 238.85 |
| 1,000+ | $ 0.4518 | $ 451.80 |
Standard Packaging3000/Full Reel | ||
Products Specifications
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers | |
| Manufacturer | Hangzhou Ruimeng Tech | |
| Packaging | TSSOP-56-6.1mm | |
| Voltage - Supply | 3.3V | |
| Type | Receiver | |
| Data Rate | 1.225Gbps | |
| Operating Temperature | -40℃~+85℃ | |
| Number of Drivers | 0 | |
| Features | Low power standby / automatic shutdown on failure | |
| Level Standard | LVDS | |
| Number of Receivers | 4 |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers | |
| Manufacturer | Hangzhou Ruimeng Tech | |
| Packaging | TSSOP-56-6.1mm | |
| Voltage - Supply | 3.3V | |
| Type | Receiver | |
| Data Rate | 1.225Gbps |
| Type | Description | |
|---|---|---|
| Operating Temperature | -40℃~+85℃ | |
| Number of Drivers | 0 | |
| Features | Low power standby / automatic shutdown on failure | |
| Level Standard | LVDS | |
| Number of Receivers | 4 |
Introduction
The MS90C386 converts 4-channel LVDS signals into 28-bit TTL data. The clock channel and data channels are input in parallel. At a clock frequency of 175MHz, 24-bit RGB data, 3-bit LCD timing data, and 1-bit control data are transmitted at 1225Mbps per LVDS data channel. At an input clock frequency of 175MHz, the data transfer rate is 612.5Mbytes/sec. Paired with the MS90C385, this chip is an ideal solution for addressing EMI and cable length issues associated with high-bandwidth, high-speed TTL signal interfaces.
Features
- Frequency range: 20 - 175MHz clock signal
- Reduced bus lines lower wiring size and cost
- 3.3V supply voltage
- Low-power mode
- Supports VGA, SVGA, XGA, SXGA
- 4.90Gbps data throughput
- 612.5Megabytes/sec bandwidth
- Reduced LVDS swing for lower EMI (300mV LVDS swing)
- PLL requires no external components
- Compliant with TIA/EIA-644 LVDS standard
- TSSOP56 package
C231931 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |