LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
ADI ADAU1961WBCPZ product image
  • ADAU1961WBCPZ thumbnail 1
  • ADAU1961WBCPZ thumbnail 2
  • ADAU1961WBCPZ thumbnail 3
  • Pinout
  • Footprint
Images for reference only

ADI ADAU1961WBCPZRoHS

Manufacturer
MPN
ADAU1961WBCPZ
LCSC Part #
C208136
Packaging
LFCSP-32(5x5)
Customer #
Key Attributes
Stere0, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
Datasheetpdf iconADI ADAU1961WBCPZ
In-Stock: 12
12 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 2.9731$ 2.97
10+$ 2.5324$ 25.32
30+$ 2.2559$ 67.68
100+$ 1.9745$ 197.45
490+$ 1.846$ 904.54
980+$ 1.7907$ 1754.89
Standard Packaging490/Full Tray
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/CODECS
ManufacturerADI
PackagingLFCSP-32(5x5)
Operating Temperature-40℃~+105℃
Voltage - Supply3.3V
TypeEncoder/decoder
InterfaceI2C;SPI
FeaturesBuilt-in phase-locked loop;Mute control
Sampling Rate8kHz~96kHz

Introduction

AI Translation

The ADAU1961 is a low power, stereo audio codec that supports stereo 48 kHz record and playback at 35 mW from a 3.3 V analog supply. The stereo audio ADCs and DACs support sample rates from 8 kHz to 96 kHz as well as a digital volume control. The record path includes an integrated microphone bias circuit and six inputs. The inputs can be mixed and muxed before the ADC, or they can be configured to bypass the ADC. The ADAU1961 includes a stereo digital microphone input. The ADAU1961 includes five high power output drivers (two differential and three single-ended), supporting stereo headphones, an earpiece, or other output transducer. AC-coupled or capless configurations are supported. Individual fine level controls are supported on all analog outputs. The output mixer stage allows for flexible routing of audio. The serial control bus supports the I²C and SPI protocols. The serial audio bus is programmable for I²S, left-/right-justified, and TDM modes. A programmable PLL supports flexible clock generation for all standard integer rates and fractional master clocks from 8 MHz to 27 MHz.

Features

AI Translation
  • 24-bit stereo audio ADC and DAC: >98 dB SNR
  • Sampling rates from 8 kHz to 96 kHz
  • Low power: 17 mW record, 18 mW playback, 48 kHz
  • 6 analog input pins, configurable for single-ended or differential inputs
  • Flexible analog input/output mixers
  • Stereo digital microphone input
  • Analog outputs: 2 differential stereo, 2 single-ended stereo, 1 mono headphone output driver
  • PLL supporting input clocks from 8 MHz to 27 MHz
  • Analog automatic level control (ALC)
  • Microphone bias reference voltage
  • Analog and digital I/O: 3.3 V I²C and SPI control interfaces
  • Digital audio serial data I/O: stereo and time-division multiplexing (TDM) modes
  • Software-controllable clickless mute
  • 32-lead, 5 mm×5 mm LFCSP
  • -40°C to +105°C operating temperature range
  • Qualified for automotive applications

Applications

AI Translation
  • Automotive head units
  • Automotive amplifiers
  • Navigation systems
  • Rear-seat entertainment systems