LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
AMD/XILINX XC95288XL-7PQG208C product image
Images for reference only

AMD/XILINX XC95288XL-7PQG208CRoHS

Manufacturer
AMD/XILINX
MPN
XC95288XL-7PQG208C
LCSC Part #
C1556536
Packaging
PQFP-208(28x28)
Customer #
Key Attributes
PQFP-208(28x28) FPGAs (Field Programmable Gate Array) RoHS
Datasheetpdf iconAMD/XILINX XC95288XL-7PQG208C
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 41.0333$ 41.03
200+$ 15.88$ 3176.00
500+$ 15.3219$ 7660.95
1,000+$ 15.0461$ 15046.10
Standard Packaging24/Full Tray
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/FPGAs (Field Programmable Gate Array)
ManufacturerAMD/XILINX
PackagingPQFP-208(28x28)
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The XC95288XL is a 3.3V CPLD targeted for high-performance, low-voltage applications in leading-edge communications and computing systems. It is comprised of 16 54V18 Function Blocks, providing 6,400 usable gates with propagation delays of 6 ns.

Features

AI Translation
  • 6 ns pin-to-pin logic delays
  • System frequency up to 208 MHz
  • 288 macrocells with 6,400 usable gates
  • Available in small footprint packages
  • 144-pin TQFP (117 user I/O pins)
  • 208-pin PQFP (168 user I/O pins)
  • 256-pin BGA (192 user I/O pins)
  • 256-pin FBGA (192 user I/O pins)
  • 280-pin CSP (192 user I/O pins)
  • Pb-free available for all packages
  • Optimized for high-performance 3.3V systems
  • Low power operation
  • 5V tolerant I/O pins accept 5V, 3.3V, and 2.5V signals
  • 3.3V or 2.5V output capability
  • Advanced 0.35 micron feature size CMOS
  • Fast FLASH technology
  • Advanced system features
  • In-system programmable
  • Superior pin-locking and routability with Fast CONNECT II switch matrix
  • Extra wide 54-input Function Blocks
  • Up to 90 product-terms per macrocell with individual product-term allocation
  • Local clock inversion with three global and one product-term clocks
  • Individual output enable per output pin with local inversion
  • Input hysteresis on all user and boundary-scan pin inputs
  • Bus-hold circuitry on all user pin inputs
  • Full IEEE Standard 1149.1 boundary-scan (JTAG)
  • Excellent quality and reliability
  • Endurance exceeding 10,000 program/erase cycles
  • 20 year data retention
  • ESD protection exceeding 2,000V
  • Pin-compatible with 5V-core XC95288 device in the 208-pin HQFP package