LCSC Electronics logoLCSC Electronics svg logo
Zaloguj
USD
NXP SPC5604PGF1MLL6 product image
Zdjęcia poglądowe

NXP SPC5604PGF1MLL6RoHS

Producent
Nr części prod.
SPC5604PGF1MLL6
Nr LCSC
C1344873
Opak.
LQFP-100(14x14)
Numer Klienta
Klucz. cechy
Freescale Series 32 Bit 64MHz 68 LQFP-100(14x14) Microcontrollers RoHS
Karta Katalogowapdf iconNXP SPC5604PGF1MLL6
Na stanie: 3
3 W magazynie, wysyłka natychmiastowa
Minimum: 1Wielokrotność: 1Jednostka sprzedaży: Piece
Dodaj do Listy BOM
Szt.Cena jedn.Suma całkowita
1+$ 38.7541$ 38.75
30+$ 36.8069$ 1104.21
Standardowa Obudowa450/Full Tray
Lepsza cena za większą ilość?
$

Specyfikacje Produktu

Wszystko
TypOpis
KategoriaIntegrated Circuits (ICs)/Embedded/Microcontrollers
ProducentNXP
Opak.LQFP-100(14x14)
ADC (Bit)10bit
Operating Temperature-40℃~+125℃
Voltage - Supply3V~5.5V
Program Memory TypeFLASH
EEPROM64KB
Program Storage Size512KB
CPU CoreFreescale Series
Core Size32 Bit
CPU Maximum Speed64MHz
Oscillator TypeBuilt-in
Number of I/O68

Opis

Tłumaczenie AI

Up to 64 MHz, single issue, 32-bit CPU core complex (e200z0h) Compliant with Power Architecture embedded category Variable Length Encoding (VLE) Memory organization Up to 256 KB on-chip code flash memory with ECC and erase/program controller Optional: additional 64 (4x16) KB on-chip data flash memory with ECC for EEPROM emulation Up to 20 KB on-chip SRAM with ECC Fail-safe protection Programmable watchdog timer Non-maskable interrupt Fault collection unit Nexus Class 1 interface Interrupts and events 16-channel eDMA controller 16 priority level controller Up to 25 external interrupts PIT implements four 32-bit timers 120 interrupts are routed via INTC General purpose I/Os Individually programmable as input, output or special function 37 on 64 LQFP 64 on 100 LQFP 1 general purpose eTimer unit 6 timers each with up/down capabilities 16-bit resolution, cascadeable counters Quadrature decode with rotation direction flag Double buffer input capture and output compare Communications interfaces Up to 2 LINFlex modules (1x Master/Slave, 1x Master only) Up to 3 DSPI channels with automatic chip select generation (up to 8/4/4 chip selects) 1 FlexCAN interface (2.0B Active) with 32 message buffers 1 safety port based on FlexCAN with 32 message buffers and up to 8 Mbit/s at 64 MHz capability, usable as second CAN when not used as safety port One 10-bit analog-to-digital converter (ADC) Up to 16 input channels (16 ch on 100 LQFP and 12 ch on 64 LQFP) Conversion time <1 μs including sampling time at full precision Programmable Cross Triggering Unit (CTU) 4 analog watchdogs with interrupt capability On-chip CAN/UART bootstrap loader with Boot Assist Module (BAM) 1 FlexPWM unit 8 complementary or independent outputs with ADC synchronization signals Polarity control, reload unit Integrated configurable dead time unit and inverter fault input pins 16-bit resolution Lockable configuration Clock generation 4–40 MHz main oscillator 16 MHz internal RC oscillator Software-controlled FMPLL capable of up to 64 MHz Voltage supply 3.3 V or 5 V supply for I/Os and ADC On-chip single supply voltage regulator with external ballast transistor Operating temperature ranges: -40 to 125 ℃ or -40 to 105 ℃