LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74HCT4052D,118 product image
  • 74HCT4052D,118 thumbnail 1
  • 74HCT4052D,118 thumbnail 2
  • 74HCT4052D,118 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74HCT4052D,118

Manufacturer
Nexperia
MPN
74HCT4052D,118
LCSC Part #
C87281
Packaging
SOIC-16
Customer #
Key Attributes
Dual 4-channel analog multiplexer/demultiplexer
Datasheetpdf iconNexperia 74HCT4052D,118
RoHS Compliance1 documents available
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 0.6766$ 0.68
10+$ 0.5391$ 5.39
30+$ 0.4703$ 14.11
100+$ 0.4015$ 40.15
500+$ 0.3599$ 179.95
1,000+$ 0.3391$ 339.10
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Analog Switches, Multiplexers, Demultiplexers
ManufacturerNexperia
PackagingSOIC-16
FeaturesBidirectional analog channel;Level shifting;Glitch-free switching
Operating Temperature-40℃~+125℃
Number of Channels-
Voltage - Supply4.5V~5.5V;-5V~5V
Ron70Ω
Con-
Report an ErrorShow similar products (0) >

Introduction

AI Translation

The 74HC4052; 74HCT4052 is a dual single-pole quad-throw analog switch (2×SP4T) suitable for use in analog or digital 4:1 multiplexer/demultiplexer applications. Each switch features four independent inputs/outputs (nY0, nY1, nY2 and nY3) and a common input/output (nZ). A digital enable input (E) and two digital select inputs (S0 and S1) are common to both switches. When E is HIGH, the switches are turned off. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features

AI Translation
  • Wide analog input voltage range from -5 V to +5 V
  • CMOS low power dissipation
  • High noise immunity
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Low ON resistance:
    • 80 Ω (typical) at VCC - VEE = 4.5 V
    • 70 Ω (typical) at VCC - VEE = 6.0 V
    • 60 Ω (typical) at VCC - VEE = 9.0 V
  • Logic level translation: to enable 5 V logic to communicate with ±5 V analog signals
  • Typical ‘break before make’ built-in
  • Complies with JEDEC standards:
    • JESD8C (2.7 V to 3.6 V)
    • JESD7A (2.0 V to 6.0 V)
  • Input levels:
    • For 74HC4052: CMOS level
    • For 74HCT4052: TTL level
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

Applications

AI Translation
  • Analog multiplexing and demultiplexing
  • Digital multiplexing and demultiplexing
  • Signal gating