LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
ADI AD585SQ product image
Images for reference only

ADI AD585SQ

Manufacturer
MPN
AD585SQ
LCSC Part #
C650282
Packaging
CDIP-14
Customer #
Key Attributes
CDIP-14 Instrumentation, Op Amps, Buffer Amps
Datasheetpdf iconADI AD585SQ
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 297.9005$ 297.90
200+$ 115.2849$ 23056.98
500+$ 111.2333$ 55616.65
1,000+$ 109.2314$ 109231.40
Standard Packaging25/Full Tube
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Linear/Amplifiers/Instrumentation, Op Amps, Buffer Amps
ManufacturerADI
PackagingCDIP-14
Current - Supply6mA
FeaturesIntegrated hold capacitor;Logic input level compatible
Power Supply Rejection Ratio (PSRR)70dB

Introduction

AI Translation

The AD585 is a complete monolithic sample-and-hold circuit consisting of a high performance operational amplifier in series with an ultralow leakage analog switch and a FET input integrating amplifier. An internal holding capacitor and matched applications resistors have been provided for high precision and applications flexibility.

The performance of the AD585 makes it ideal for high speed 10- and 12-bit data acquisition systems, where fast acquisition time, low sample-to-hold offset, and low droop are critical. The AD585 can acquire a signal to ±0.01% in 3 µs maximum, and then hold that signal with a maximum sample-to-hold offset of 3 mV and less than 1 mV/ms droop, using the on-chip hold capacitor. If lower droop is required, it is possible to add a larger external hold capacitor.

The high speed analog switch used in the AD585 exhibits aperture jitter of 0.5 ns, enabling the device to sample full scale (20V peak-to-peak) signals at frequencies up to 78 kHz with 12-bit precision.

The AD585 can be used with any user-defined feedback network to provide any desired gain in the sample mode. On-chip precision thin-film resistors can be used to provide gains of +1, -1, or +2. Output impedance in the hold mode is sufficiently low to maintain an accurate output signal even when driving the dynamic load presented by a successive-approximation A/D converter. However, the output is protected against damage from accidental short circuits.

The control signal for the HOLD command can be either active high or active low. The differential HOLD signal is compatible with all logic families, if a suitable reference level is provided. An on-chip TTL reference level is provided for TTL compatibility.

Features

AI Translation
  • 3.0 µs Acquisition Time to ±0.01% max
  • Low Droop Rate: 1.0 mV/ms max
  • Sample/Hold Offset Step: ±3 mV max
  • Aperture Jitter: 0.5 ns
  • Extended Temperature Range: -55°C to +125°C
  • Internal Hold Capacitor
  • Internal Application Resistors
  • ±12 V or ±15 V Operation
  • Available in Surface Mount

Applications

AI Translation
  • Data Acquisition Systems
  • Data Distribution Systems
  • Analog Delay & Storage
  • Peak Amplitude Measurements