ST STM32H723ZGT6TR
| Manufacturer | |
| MPN | STM32H723ZGT6TR |
| LCSC Part # | C7089881 |
| Packaging | LQFP-144(20x20) |
| Customer # | |
| Key Attributes | 32-bit Arm Cortex-M7 550 MHz MCU, up to 1 MB Flash memory, 564 KB RAM, 35 comms peripherals and analog interfaces |
| Datasheet |
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | ST | |
| Packaging | LQFP-144(20x20) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit;16bit | |
| Operating Temperature | -40℃~+85℃ | |
| Program Memory Type | FLASH | |
| Voltage - Supply | 1.62V~3.6V | |
| EEPROM | - | |
| Program Storage Size | 1MB | |
| CPU Core | ARM Cortex-M7 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 550MHz | |
| Oscillator Type | Built-in+External | |
| Number of I/O | 112 |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | ST | |
| Packaging | LQFP-144(20x20) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit;16bit | |
| Operating Temperature | -40℃~+85℃ | |
| Program Memory Type | FLASH | |
| Voltage - Supply | 1.62V~3.6V |
| Type | Description | |
|---|---|---|
| EEPROM | - | |
| Program Storage Size | 1MB | |
| CPU Core | ARM Cortex-M7 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 550MHz | |
| Oscillator Type | Built-in+External | |
| Number of I/O | 112 |
Report an ErrorShow similar products (0) >
Features
AI Translation
- 32-bit Arm Cortex-M7 CPU with DP-FPU, L1 cache: 32-Kbyte data cache and 32-Kbyte instruction cache allowing 0-wait state execution from embedded Flash memory and external memories, frequency up to 550 MHz, MPU, 1177 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Up to 1 Mbyte of embedded Flash memory with ECC
- SRAM: total 564 Kbytes all with ECC, including 128 Kbytes of data TCM RAM for critical real-time data + 432 Kbytes of system RAM (up to 256 Kbytes can remap on instruction TCM RAM for critical real time instructions) + 4 Kbytes of backup SRAM (available in the lowest-power modes)
- Flexible external memory controller with up to 16-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- 2 x Octo-SPI interface with XiP
- 2 x SD/SDIO/MMC interface
- Bootloader
- Chrom-ART Accelerator graphical hardware accelerator enabling enhanced graphical user interface to reduce CPU load
- LCD-TFT controller supporting up to XGA resolution
- 1.62 V to 3.6 V application supply and I/O
- POR, PDR, PVD and BOR
- Dedicated USB power
- Embedded LDO regulator
- Internal oscillators: 64 MHz HSI, 48 MHz HS148, 4 MHz CSI, 32 kHz LSI
- External oscillators: 4 - 50 MHz HSE, 32.768 kHz LSE
- Sleep, Stop and Standby modes
- VBAT supply for RTC, 32×32-bit backup registers
- 2×16-bit ADC, up to 3.6 MSPS in 16-bit: up to 18 channels and 7.2 MSPS in double-interleaved mode
- 1 x 12-bit ADC, up to 5 MSPS in 12-bit, up to 12 channels
- 2 x comparators
- 2 x operational amplifier GBW = 8 MHz
- 2× 12-bit D/A converters
- 8 channels/4 filters for sigma delta modulator (DFSDM)
- 4 DMA controllers to offload the CPU: 1× MDMA with linked list support, 2x dual-port DMAs with FIFO, 1× basic DMA with request router capabilities
- 24 timers: Seventeen 16-bit (including 5x low power 16-bit timer available in stop mode) and four 32-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input, 2x watchdogs, 1x SysTick timer
- SWD and JTAG interfaces, 2-Kbyte embedded trace buffer
- Up to 114 I/O ports with interrupt capability
- Up to 35 communication interfaces: Up to 5 × I2C FM+ interfaces (SMBus/PMBus), Up to 5 USARTs/5 UARTs (ISO7816 interface, LIN, IrDA, modem control) and 1 x LPUART, Up to 6 SPIs with 4 with mixed duplex I2S for audio class accuracy via internal audio PLL or external clock and up to 5 x SPI (from 5 x USART when configured in synchronous mode), 2x SAI (serial audio interface), 1 x FD/TT-CAN and 2 x FD-CAN, 8- to 14-bit camera interface, 16-bit parallel slave synchronous interface, SPDIF-IN interface, HDMI-CEC, Ethernet MAC interface with DMA controller, USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip FS PHY and ULPI for external HS PHY, SWPMI single-wire protocol master I/F, MDIO slave interface
- CORDIC for trigonometric functions acceleration
- FMAC: Filter mathematical accelerator
- Digital temperature sensor
- True random number generator
- CRC calculation unit
- RTC with sub-second accuracy and hardware calendar
- ROP, PC-ROP, tamper detection
- 96-bit unique ID
- All packages are ECOPACK2 compliant
In-Stock: 16
16 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 13.5409 | $ 13.54 |
| 10+ | $ 12.9106 | $ 129.11 |
| 30+ | $ 11.8187 | $ 354.56 |
| 100+ | $ 10.8677 | $ 1086.77 |
Standard Packaging500/Full Reel | ||
Better price for more quantity?
$
Products Specifications
All
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | ST | |
| Packaging | LQFP-144(20x20) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit;16bit | |
| Operating Temperature | -40℃~+85℃ | |
| Program Memory Type | FLASH | |
| Voltage - Supply | 1.62V~3.6V | |
| EEPROM | - | |
| Program Storage Size | 1MB | |
| CPU Core | ARM Cortex-M7 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 550MHz | |
| Oscillator Type | Built-in+External | |
| Number of I/O | 112 |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | ST | |
| Packaging | LQFP-144(20x20) | |
| DAC (Bit) | 12bit | |
| ADC (Bit) | 12bit;16bit | |
| Operating Temperature | -40℃~+85℃ | |
| Program Memory Type | FLASH | |
| Voltage - Supply | 1.62V~3.6V |
| Type | Description | |
|---|---|---|
| EEPROM | - | |
| Program Storage Size | 1MB | |
| CPU Core | ARM Cortex-M7 | |
| Core Size | 32 Bit | |
| CPU Maximum Speed | 550MHz | |
| Oscillator Type | Built-in+External | |
| Number of I/O | 112 |
Report an ErrorShow similar products (0) >
Features
AI Translation
- 32-bit Arm Cortex-M7 CPU with DP-FPU, L1 cache: 32-Kbyte data cache and 32-Kbyte instruction cache allowing 0-wait state execution from embedded Flash memory and external memories, frequency up to 550 MHz, MPU, 1177 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Up to 1 Mbyte of embedded Flash memory with ECC
- SRAM: total 564 Kbytes all with ECC, including 128 Kbytes of data TCM RAM for critical real-time data + 432 Kbytes of system RAM (up to 256 Kbytes can remap on instruction TCM RAM for critical real time instructions) + 4 Kbytes of backup SRAM (available in the lowest-power modes)
- Flexible external memory controller with up to 16-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- 2 x Octo-SPI interface with XiP
- 2 x SD/SDIO/MMC interface
- Bootloader
- Chrom-ART Accelerator graphical hardware accelerator enabling enhanced graphical user interface to reduce CPU load
- LCD-TFT controller supporting up to XGA resolution
- 1.62 V to 3.6 V application supply and I/O
- POR, PDR, PVD and BOR
- Dedicated USB power
- Embedded LDO regulator
- Internal oscillators: 64 MHz HSI, 48 MHz HS148, 4 MHz CSI, 32 kHz LSI
- External oscillators: 4 - 50 MHz HSE, 32.768 kHz LSE
- Sleep, Stop and Standby modes
- VBAT supply for RTC, 32×32-bit backup registers
- 2×16-bit ADC, up to 3.6 MSPS in 16-bit: up to 18 channels and 7.2 MSPS in double-interleaved mode
- 1 x 12-bit ADC, up to 5 MSPS in 12-bit, up to 12 channels
- 2 x comparators
- 2 x operational amplifier GBW = 8 MHz
- 2× 12-bit D/A converters
- 8 channels/4 filters for sigma delta modulator (DFSDM)
- 4 DMA controllers to offload the CPU: 1× MDMA with linked list support, 2x dual-port DMAs with FIFO, 1× basic DMA with request router capabilities
- 24 timers: Seventeen 16-bit (including 5x low power 16-bit timer available in stop mode) and four 32-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input, 2x watchdogs, 1x SysTick timer
- SWD and JTAG interfaces, 2-Kbyte embedded trace buffer
- Up to 114 I/O ports with interrupt capability
- Up to 35 communication interfaces: Up to 5 × I2C FM+ interfaces (SMBus/PMBus), Up to 5 USARTs/5 UARTs (ISO7816 interface, LIN, IrDA, modem control) and 1 x LPUART, Up to 6 SPIs with 4 with mixed duplex I2S for audio class accuracy via internal audio PLL or external clock and up to 5 x SPI (from 5 x USART when configured in synchronous mode), 2x SAI (serial audio interface), 1 x FD/TT-CAN and 2 x FD-CAN, 8- to 14-bit camera interface, 16-bit parallel slave synchronous interface, SPDIF-IN interface, HDMI-CEC, Ethernet MAC interface with DMA controller, USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip FS PHY and ULPI for external HS PHY, SWPMI single-wire protocol master I/F, MDIO slave interface
- CORDIC for trigonometric functions acceleration
- FMAC: Filter mathematical accelerator
- Digital temperature sensor
- True random number generator
- CRC calculation unit
- RTC with sub-second accuracy and hardware calendar
- ROP, PC-ROP, tamper detection
- 96-bit unique ID
- All packages are ECOPACK2 compliant
C7089881 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | ECL99 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | ECL99 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| Type | Details |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |

