LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
MICROCHIP AT25512-W-11 product image
Images for reference only

MICROCHIP AT25512-W-11

Manufacturer
MPN
AT25512-W-11
LCSC Part #
C6126702
Packaging
-
Customer #
Key Attributes
512 Kbit SPI-Compatible Serial EEPROM
DatasheetMICROCHIP AT25512-W-11
Out of Stock
Notify Me
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 8.2584$ 8.26
200+$ 3.2958$ 659.16
500+$ 3.1852$ 1592.60
1,000+$ 3.1307$ 3130.70
Standard Packaging1/Full Bag
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory
ManufacturerMICROCHIP
Packaging-
Operating Temperature-40℃~+85℃
FeaturesHardware write protection function;Built-in write enable latch (WEL)
Memory Size512Kbit
Voltage - Supply1.8V~5.5V
Clock Frequency20MHz
Access Time-
Data Retention - TDR (Year)40 Years
Current - Supply9mA
Write Cycle Time(tWC)5ms
Standby Supply Current2uA
Write Cycle Endurance1,000,000 cycles
InterfaceSPI

Introduction

AI Translation

The Atmel AT25512 provides 524,288 bits of Serial Electrically Erasable Programmable Read-Only Memory (EEPROM) organized as 65,536 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space saving 8-lead JEDEC SOIC, 8-lead TSSOP, and 8-pad UDFN packages. In addition, the device operates from 1.8V to 5.5V.

The AT25512 is enabled through the Chip Select pin (CS) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.

Block Write Protection is enabled by programming the status register with top %, top %, or entire array of Write Protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware Data Protection is provided via the WP pin to protect against inadvertent write attempts to the status register. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

Features

AI Translation
  • Serial Peripheral Interface (SPI) Compatible
  • Supports SPI Modes 0 (0,0) and 3 (1,1)
  • Datasheet Describes Mode 0 Operation
  • Low-voltage Operation (1.8 to 5.5V)
  • 20MHz Clock Rate (4.5V to 5.5V)
  • 128-byte Page Mode and Byte Write Operation Supported
  • Block Write Protection Protect %, %, or Entire Array
  • Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
  • Self-timed Write Cycle (5ms Max)
  • High Reliability Endurance: 1,000,000 Write Cycles Data Retention: 40 Years
  • Lead-free/Halogen-free Devices
  • 8-lead JEDEC SOIC, 8-lead TSSOP, and 8-pad UDFN Packages
  • Die Sale Options: Wafer Form, Waffle Pack, and Bumped Die