LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74ALVT16373DGG,118 product image
Images for reference only

Nexperia 74ALVT16373DGG,118RoHS

Manufacturer
MPN
74ALVT16373DGG,118
LCSC Part #
C554877
Packaging
TSSOP-48-6.2mm
Customer #
Key Attributes
74ALVT16373: 16-bit D-type transparent latch with three-state outputs
Datasheetpdf iconNexperia 74ALVT16373DGG,118
In-Stock: 8
8 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.6278$ 0.63
10+$ 0.6148$ 6.15
30+$ 0.6051$ 18.15
100+$ 0.5954$ 59.54
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Latches
ManufacturerNexperia
PackagingTSSOP-48-6.2mm
Quiescent Current100uA
Series74ALVT
Logic TypeD Latch
Voltage - Supply2.3V~3.6V
Operating Temperature-40℃~+85℃
Current - Output Low(IOL)64mA
Output TypeTri-State
Current - Output High(IOH)32mA
Setup Time0.8ns
Number of Gates16
Hold Time1ns
Propagation Delay1.6ns

Introduction

AI Translation

The 74ALVT16373 is a 16-bit D-type transparent latch with 3-state outputs. The device can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The device features two latch enables (1LE and 2LE) and two output enables (1OE and 2OE), each controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When nLE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of nLE. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Operation of the nOE input does not affect the state of the latches. Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs

Features

AI Translation
  • Wide supply voltage range from 2.3 to 3.6 V
  • Overvoltage tolerant inputs to 5.5 V
  • BiCMOS high speed and output drive
  • 16-bit transparent latch
  • 5 V I/O compatible
  • 3-state buffers
  • Output capability: +64 mA/-32 mA
  • Direct interface with TTL levels
  • Input and output interface capability to systems at 5 V supply
  • Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
  • Live insertion/extraction permitted
  • Power-up reset
  • Power-up 3-State
  • No bus current loading when output is tied to 5 V bus
  • IOFF circuitry provides partial Power-down mode operation
  • Latch-up performance exceeds 500 mA per JESD 78 Class II Level B
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 ℃ to 85 ℃